projects
/
platform
/
kernel
/
linux-exynos.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0acd7d3
)
ARM: dts: exynos5420: fix clk of mali node
author
Joonyoung Shim
<jy0922.shim@samsung.com>
Wed, 8 Apr 2015 07:23:52 +0000
(16:23 +0900)
committer
Marek Szyprowski
<m.szyprowski@samsung.com>
Thu, 2 Jul 2015 08:13:58 +0000
(10:13 +0200)
Need only CLK_G3D gate clock for mali and use clk_mali name to control
the clock from mali core codes.
Signed-off-by: Joonyoung Shim <jy0922.shim@samsung.com>
arch/arm/boot/dts/exynos5420.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/exynos5420.dtsi
b/arch/arm/boot/dts/exynos5420.dtsi
index 7a4c14afd73f9bd73507eec970771d689db7b88a..e72c0c5983085b5e1cf3f098241fa628f00d82ef 100644
(file)
--- a/
arch/arm/boot/dts/exynos5420.dtsi
+++ b/
arch/arm/boot/dts/exynos5420.dtsi
@@
-918,11
+918,8
@@
reg = <0x11800000 0x5000>;
interrupts = <0 219 0>, <0 74 0>, <0 117 0>;
interrupt-names = "JOB", "MMU", "GPU";
- clocks = <&clock CLK_G3D>, <&clock CLK_MOUT_G3D>,
- <&clock CLK_MOUT_VPLL>, <&clock CLK_FIN_PLL>,
- <&clock CLK_FOUT_VPLL>;
- clock-names = "g3d", "aclk_g3d", "mout_vpll", "ext_xtal",
- "fout_vpll";
+ clocks = <&clock CLK_G3D>;
+ clock-names = "clk_mali";
status = "disabled";
};