ci/radeonsi: Mark a glx_arb_sync_control/timing flake.

I've seen this one happen at least twice today. Log shows something like:

    Wallclock time between MSCs 16982.888889us does not match
    glXGetMscRateOML 16668.071966us

or

    Wallclock time between MSCs 16500.333333us does not match
    glXGetMscRateOML 16668.071966us

Incidentally, both runs I've looked into had one run too fast and one run
too slow.

Acked-by: Adam Jackson <ajax@redhat.com>
Reviewed-by: Marek Olšák <marek.olsak@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/10414>

diff --git a/src/gallium/drivers/radeonsi/ci/piglit-radeonsi-stoney-flakes.txt b/src/gallium/drivers/radeonsi/ci/piglit-radeonsi-stoney-flakes.txt
new file mode 100644 (file)
index 0000000..8c103bc
--- /dev/null
+++ b/src/gallium/drivers/radeonsi/ci/piglit-radeonsi-stoney-flakes.txt
@@ -0,0 +1 @@
+glx@glx_arb_sync_control@timing -fullscreen -divisor 2