projects
/
platform
/
kernel
/
linux-starfive.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2d21889
)
arm64: kpti: Add KRYO{3, 4}XX silver CPU cores to kpti safelist
author
Sai Prakash Ranjan
<saiprakash.ranjan@codeaurora.org>
Wed, 24 Jun 2020 12:34:06 +0000
(18:04 +0530)
committer
Will Deacon
<will@kernel.org>
Wed, 24 Jun 2020 13:25:06 +0000
(14:25 +0100)
QCOM KRYO{3,4}XX silver/LITTLE CPU cores are based on Cortex-A55
and are meltdown safe, hence add them to kpti_safe_list[].
Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Link:
https://lore.kernel.org/r/20200624123406.3472-1-saiprakash.ranjan@codeaurora.org
Signed-off-by: Will Deacon <will@kernel.org>
arch/arm64/kernel/cpufeature.c
patch
|
blob
|
history
diff --git
a/arch/arm64/kernel/cpufeature.c
b/arch/arm64/kernel/cpufeature.c
index
4ae4167
..
9f63053
100644
(file)
--- a/
arch/arm64/kernel/cpufeature.c
+++ b/
arch/arm64/kernel/cpufeature.c
@@
-1290,6
+1290,8
@@
static bool unmap_kernel_at_el0(const struct arm64_cpu_capabilities *entry,
MIDR_ALL_VERSIONS(MIDR_CORTEX_A73),
MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
MIDR_ALL_VERSIONS(MIDR_NVIDIA_CARMEL),
+ MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_3XX_SILVER),
+ MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_4XX_SILVER),
{ /* sentinel */ }
};
char const *str = "kpti command line option";