dt-bindings: tegra: Remove 0, prefix from unit-addresses
authorThierry Reding <treding@nvidia.com>
Tue, 12 Apr 2016 15:07:35 +0000 (17:07 +0200)
committerRob Herring <robh@kernel.org>
Tue, 19 Apr 2016 22:25:18 +0000 (17:25 -0500)
When Tegra124 support was first merged the unit-addresses of all devices
were listed with a "0," prefix to encode the reg property's second cell.
It turns out that this notation is not correct, and the "," separator is
only used to separate fields in the unit address (such as the device and
function number in PCI devices), not individual cells for addresses
with more than one cell.

Acked-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Rob Herring <robh@kernel.org>
Documentation/devicetree/bindings/clock/nvidia,tegra124-dfll.txt
Documentation/devicetree/bindings/gpu/nvidia,gk20a.txt
Documentation/devicetree/bindings/memory-controllers/nvidia,tegra-mc.txt
Documentation/devicetree/bindings/memory-controllers/tegra-emc.txt
Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-xusb-padctl.txt
Documentation/devicetree/bindings/sound/nvidia,tegra30-hda.txt
Documentation/devicetree/bindings/thermal/tegra-soctherm.txt

index ee7e5fd..63f9d82 100644 (file)
@@ -50,7 +50,7 @@ Required properties for I2C mode:
 
 Example:
 
-clock@0,70110000 {
+clock@70110000 {
         compatible = "nvidia,tegra124-dfll";
         reg = <0 0x70110000 0 0x100>, /* DFLL control */
               <0 0x70110000 0 0x100>, /* I2C output control */
index 23bfe8e..9d47a2c 100644 (file)
@@ -26,7 +26,7 @@ Required properties:
 
 Example:
 
-       gpu@0,57000000 {
+       gpu@57000000 {
                compatible = "nvidia,gk20a";
                reg = <0x0 0x57000000 0x0 0x01000000>,
                      <0x0 0x58000000 0x0 0x01000000>;
index 3338a28..8dbe470 100644 (file)
@@ -61,7 +61,7 @@ specified, according to the board documentation:
 Example SoC include file:
 
 / {
-       mc: memory-controller@0,70019000 {
+       mc: memory-controller@70019000 {
                compatible = "nvidia,tegra124-mc";
                reg = <0x0 0x70019000 0x0 0x1000>;
                clocks = <&tegra_car TEGRA124_CLK_MC>;
@@ -72,7 +72,7 @@ Example SoC include file:
                #iommu-cells = <1>;
        };
 
-       sdhci@0,700b0000 {
+       sdhci@700b0000 {
                compatible = "nvidia,tegra124-sdhci";
                ...
                iommus = <&mc TEGRA_SWGROUP_SDMMC1A>;
@@ -82,7 +82,7 @@ Example SoC include file:
 Example board file:
 
 / {
-       memory-controller@0,70019000 {
+       memory-controller@70019000 {
                emc-timings-3 {
                        nvidia,ram-code = <3>;
 
index b59c625..ba0bc3f 100644 (file)
@@ -190,7 +190,7 @@ be specified, according to the board documentation:
 Example SoC include file:
 
 / {
-       emc@0,7001b000 {
+       emc@7001b000 {
                compatible = "nvidia,tegra124-emc";
                reg = <0x0 0x7001b000 0x0 0x1000>;
 
@@ -201,7 +201,7 @@ Example SoC include file:
 Example board file:
 
 / {
-       emc@0,7001b000 {
+       emc@7001b000 {
                emc-timings-3 {
                        nvidia,ram-code = <3>;
 
index 30676de..9c8ddd5 100644 (file)
@@ -79,7 +79,7 @@ Example:
 SoC file extract:
 -----------------
 
-       padctl@0,7009f000 {
+       padctl@7009f000 {
                compatible = "nvidia,tegra124-xusb-padctl";
                reg = <0x0 0x7009f000 0x0 0x1000>;
                resets = <&tegra_car 142>;
@@ -91,7 +91,7 @@ SoC file extract:
 Board file extract:
 -------------------
 
-       pcie-controller@0,01003000 {
+       pcie-controller@01003000 {
                ...
 
                phys = <&padctl 0>;
@@ -102,7 +102,7 @@ Board file extract:
 
        ...
 
-       padctl: padctl@0,7009f000 {
+       padctl: padctl@7009f000 {
                pinctrl-0 = <&padctl_default>;
                pinctrl-names = "default";
 
index 275c6ea..44d2745 100644 (file)
@@ -15,7 +15,7 @@ Required properties:
 
 Example:
 
-hda@0,70030000 {
+hda@70030000 {
        compatible = "nvidia,tegra124-hda", "nvidia,tegra30-hda";
        reg = <0x0 0x70030000 0x0 0x10000>;
        interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
index 6b68cd1..6908d3a 100644 (file)
@@ -29,7 +29,7 @@ Required properties :
 
 Example :
 
-       soctherm@0,700e2000 {
+       soctherm@700e2000 {
                compatible = "nvidia,tegra124-soctherm";
                reg = <0x0 0x700e2000 0x0 0x1000>;
                interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;