dt-bindings: ASoC: xlnx, audio-formatter: Document audio formatter bindings
authorMaruthi Srinivas Bayyavarapu <maruthi.srinivas.bayyavarapu@xilinx.com>
Fri, 21 Dec 2018 08:57:27 +0000 (14:27 +0530)
committerMark Brown <broonie@kernel.org>
Thu, 3 Jan 2019 16:34:20 +0000 (16:34 +0000)
Added documentation for audio formatter IP core DT bindings.

Signed-off-by: Maruthi Srinivas Bayyavarapu <maruthi.srinivas.bayyavarapu@xilinx.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
Documentation/devicetree/bindings/sound/xlnx,audio-formatter.txt [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/sound/xlnx,audio-formatter.txt b/Documentation/devicetree/bindings/sound/xlnx,audio-formatter.txt
new file mode 100644 (file)
index 0000000..cbc93c8
--- /dev/null
@@ -0,0 +1,29 @@
+Device-Tree bindings for Xilinx PL audio formatter
+
+The IP core supports DMA, data formatting(AES<->PCM conversion)
+of audio samples.
+
+Required properties:
+ - compatible: "xlnx,audio-formatter-1.0"
+ - interrupt-names: Names specified to list of interrupts in same
+                   order mentioned under "interrupts".
+                   List of supported interrupt names are:
+                   "irq_mm2s" : interrupt from MM2S block
+                   "irq_s2mm" : interrupt from S2MM block
+ - interrupts-parent: Phandle for interrupt controller.
+ - interrupts: List of Interrupt numbers.
+ - reg: Base address and size of the IP core instance.
+ - clock-names: List of input clocks.
+   Required elements: "s_axi_lite_aclk", "aud_mclk"
+ - clocks: Input clock specifier. Refer to common clock bindings.
+
+Example:
+       audio_ss_0_audio_formatter_0: audio_formatter@80010000 {
+               compatible = "xlnx,audio-formatter-1.0";
+               interrupt-names = "irq_mm2s", "irq_s2mm";
+               interrupt-parent = <&gic>;
+               interrupts = <0 104 4>, <0 105 4>;
+               reg = <0x0 0x80010000 0x0 0x1000>;
+               clock-names = "s_axi_lite_aclk", "aud_mclk";
+               clocks = <&clk 71>, <&clk_wiz_1 0>;
+       };