static uint32_t
radv_align_cmdbuf_size(const struct radv_device *device, uint32_t size)
{
- const uint32_t ib_pad_dw_mask = MAX2(device->physical_device->rad_info.ib_pad_dw_mask[AMD_IP_GFX],
- device->physical_device->rad_info.ib_pad_dw_mask[AMD_IP_COMPUTE]);
+ const uint32_t ib_alignment = device->physical_device->rad_info.ib_alignment;
- return align(size, ib_pad_dw_mask + 1);
+ return align(size, ib_alignment);
}
static unsigned
static unsigned
radv_amdgpu_cs_get_initial_size(struct radv_amdgpu_winsys *ws, enum amd_ip_type ip_type)
{
- uint32_t ib_pad_dw_mask = MAX2(3, ws->info.ib_pad_dw_mask[ip_type]);
- assert(util_is_power_of_two_nonzero(ib_pad_dw_mask + 1));
- return align(20 * 1024 * 4, ib_pad_dw_mask + 1);
+ const uint32_t ib_alignment = ws->info.ib_alignment;
+ assert(util_is_power_of_two_nonzero(ib_alignment));
+ return align(20 * 1024 * 4, ib_alignment);
}
static struct radeon_cmdbuf *
return;
}
- enum amd_ip_type ip_type = cs->hw_ip;
- uint32_t ib_pad_dw_mask = MAX2(3, cs->ws->info.ib_pad_dw_mask[ip_type]);
+ const uint32_t ib_alignment = cs->ws->info.ib_alignment;
cs->ws->base.cs_finalize(_cs);
uint64_t ib_size = MAX2(min_size * 4 + 16, cs->base.max_dw * 4 * 2);
/* max that fits in the chain size field. */
- ib_size = align(MIN2(ib_size, 0xfffff), ib_pad_dw_mask + 1);
+ ib_size = align(MIN2(ib_size, 0xfffff), ib_alignment);
VkResult result = radv_amdgpu_cs_bo_create(cs, ib_size);