ARM: dts: add property for maximum ADC clock frequencies
authorStefan Agner <stefan@agner.ch>
Wed, 27 May 2015 12:47:52 +0000 (14:47 +0200)
committerShawn Guo <shawnguo@kernel.org>
Tue, 11 Aug 2015 15:15:25 +0000 (23:15 +0800)
The ADC clock frequency is limited depending on modes used. Add
device tree property which allow to set the mode used and the
maximum frequency ratings for the instance. These allows to
set the ADC clock to a frequency which is within specification
according to the actual mode used.

Acked-by: Fugang Duan <B38611@freescale.com>
Signed-off-by: Stefan Agner <stefan@agner.ch>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
arch/arm/boot/dts/vfxxx.dtsi

index c0f05ee..6865137 100644 (file)
                                clock-names = "adc";
                                #io-channel-cells = <1>;
                                status = "disabled";
+                               fsl,adck-max-frequency = <30000000>, <40000000>,
+                                                       <20000000>;
                        };
 
                        wdoga5: wdog@4003e000 {
                                        <&clks VF610_CLK_ESDHC0>;
                                clock-names = "ipg", "ahb", "per";
                                status = "disabled";
+                               fsl,adck-max-frequency = <30000000>, <40000000>,
+                                                       <20000000>;
                        };
 
                        esdhc1: esdhc@400b2000 {