projects / platform / kernel / linux-starfive.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bb6d3fb)
ARM: dts: oxnas: Fix clear-mask property
authorSungbo Eo <mans0n@gorani.run>
Sat, 21 Mar 2020 14:36:53 +0000 (23:36 +0900)
committerNeil Armstrong <narmstrong@baylibre.com>
Mon, 23 Mar 2020 08:34:09 +0000 (09:34 +0100)
Disable all rps-irq interrupts during driver initialization to prevent
an accidental interrupt on GIC.

Fixes: 84316f4ef141 ("ARM: boot: dts: Add Oxford Semiconductor OX810SE dtsi")
Fixes: 38d4a53733f5 ("ARM: dts: Add support for OX820 and Pogoplug V3")
Signed-off-by: Sungbo Eo <mans0n@gorani.run>
Acked-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
arch/arm/boot/dts/ox810se.dtsi patch | blob | history
arch/arm/boot/dts/ox820.dtsi patch | blob | history

diff --git a/arch/arm/boot/dts/ox810se.dtsi b/arch/arm/boot/dts/ox810se.dtsi
index 9f6c2b660ed391b762fe8cdad3ad4715206f38fe..0755e5864c4a372caf9f95b60f9cde575bfc2a65 100644 (file)
--- a/arch/arm/boot/dts/ox810se.dtsi
+++ b/arch/arm/boot/dts/ox810se.dtsi
@@ -323,8 +323,8 @@
                                        interrupt-controller;
                                        reg = <0 0x200>;
                                        #interrupt-cells = <1>;
-                                       valid-mask = <0xFFFFFFFF>;
-                                       clear-mask = <0>;
+                                       valid-mask = <0xffffffff>;
+                                       clear-mask = <0xffffffff>;
                                };
 
                                timer0: timer@200 {
diff --git a/arch/arm/boot/dts/ox820.dtsi b/arch/arm/boot/dts/ox820.dtsi
index c9b32773206393dbbd5787b97d3caf54f588bc25..90846a7655b49aa70b97806176c01752c3159cce 100644 (file)
--- a/arch/arm/boot/dts/ox820.dtsi
+++ b/arch/arm/boot/dts/ox820.dtsi
@@ -240,8 +240,8 @@
                                        reg = <0 0x200>;
                                        interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
                                        #interrupt-cells = <1>;
-                                       valid-mask = <0xFFFFFFFF>;
-                                       clear-mask = <0>;
+                                       valid-mask = <0xffffffff>;
+                                       clear-mask = <0xffffffff>;
                                };
 
                                timer0: timer@200 {
Domain: System / Kernel;