Few MVE intrinsics like vldrbq_s32, vldrhq_s32 etc., the assembler instructions
generated by current compiler are wrong.
eg: vldrbq_s32 generates an assembly instructions `vldrb.s32 q0,[ip]`.
But as per Arm-arm second argument in above instructions must also be a low
register (<= r7). This patch fixes this issue by creating a new predicate
"mve_memory_operand" and constraint "Ux" which allows low registers as arguments
to the generated instructions depending on the mode of the argument. A new constraint
"Ul" is created to handle loading to PC-relative addressing modes for vector
store/load intrinsiscs.
All the corresponding MVE intrinsic generating wrong code-gen as vldrbq_s32
are modified in this patch.
gcc/ChangeLog:
2020-05-20 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
Andre Vieira <andre.simoesdiasvieira@arm.com>
PR target/94959
* config/arm/arm-protos.h (arm_mode_base_reg_class): Function
declaration.
(mve_vector_mem_operand): Likewise.
* config/arm/arm.c (thumb2_legitimate_address_p): For MVE target check
the load from memory to a core register is legitimate for give mode.
(mve_vector_mem_operand): Define function.
(arm_print_operand): Modify comment.
(arm_mode_base_reg_class): Define.
* config/arm/arm.h (MODE_BASE_REG_CLASS): Modify to add check for
TARGET_HAVE_MVE and expand to arm_mode_base_reg_class on TRUE.
* config/arm/constraints.md (Ux): Likewise.
(Ul): Likewise.
* config/arm/mve.md (mve_mov): Replace constraint Us with Ux and also
add support for missing Vector Store Register and Vector Load Register.
Add a new alternative to support load from memory to PC (or label) in
vector store/load.
(mve_vstrbq_<supf><mode>): Modify constraint Us to Ux.
(mve_vldrbq_<supf><mode>): Modify constriant Us to Ux, predicate to
mve_memory_operand and also modify the MVE instructions to emit.
(mve_vldrbq_z_<supf><mode>): Modify constraint Us to Ux.
(mve_vldrhq_fv8hf): Modify constriant Us to Ux, predicate to
mve_memory_operand and also modify the MVE instructions to emit.
(mve_vldrhq_<supf><mode>): Modify constriant Us to Ux, predicate to
mve_memory_operand and also modify the MVE instructions to emit.
(mve_vldrhq_z_fv8hf): Likewise.
(mve_vldrhq_z_<supf><mode>): Likewise.
(mve_vldrwq_fv4sf): Likewise.
(mve_vldrwq_<supf>v4si): Likewise.
(mve_vldrwq_z_fv4sf): Likewise.
(mve_vldrwq_z_<supf>v4si): Likewise.
(mve_vld1q_f<mode>): Modify constriant Us to Ux.
(mve_vld1q_<supf><mode>): Likewise.
(mve_vstrhq_fv8hf): Modify constriant Us to Ux, predicate to
mve_memory_operand.
(mve_vstrhq_p_fv8hf): Modify constriant Us to Ux, predicate to
mve_memory_operand and also modify the MVE instructions to emit.
(mve_vstrhq_p_<supf><mode>): Likewise.
(mve_vstrhq_<supf><mode>): Modify constriant Us to Ux, predicate to
mve_memory_operand.
(mve_vstrwq_fv4sf): Modify constriant Us to Ux.
(mve_vstrwq_p_fv4sf): Modify constriant Us to Ux and also modify the MVE
instructions to emit.
(mve_vstrwq_p_<supf>v4si): Likewise.
(mve_vstrwq_<supf>v4si): Likewise.Modify constriant Us to Ux.
* config/arm/predicates.md (mve_memory_operand): Define.
gcc/testsuite/ChangeLog:
2020-05-20 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
PR target/94959
* gcc.target/arm/mve/intrinsics/mve_vector_float2.c: Modify.
* gcc.target/arm/mve/intrinsics/mve_vldr.c: New test.
* gcc.target/arm/mve/intrinsics/mve_vldr_z.c: Likewise.
* gcc.target/arm/mve/intrinsics/mve_vstr.c: Likewise.
* gcc.target/arm/mve/intrinsics/mve_vstr_p.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_f16.c: Modify.
* gcc.target/arm/mve/intrinsics/vld1q_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_s16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_s8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_u16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_u8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_f16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_s16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_s8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_u16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vld1q_z_u8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrbq_s8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrbq_u8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_s64.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrdq_gather_base_wb_z_u64.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_f16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_s16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_u16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_gather_base_wb_z_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c: Likewise.
* gcc.target/arm/mve/intrinsics/vuninitializedq_float.c: Likewise.
* gcc.target/arm/mve/intrinsics/vuninitializedq_float1.c: Likewise.
* gcc.target/arm/mve/intrinsics/vuninitializedq_int.c: Likewise.
* gcc.target/arm/mve/intrinsics/vuninitializedq_int1.c: Likewise.
+gcc/ChangeLog:
+
+2020-05-20 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
+ Andre Vieira <andre.simoesdiasvieira@arm.com>
+
+ PR target/94959
+ * config/arm/arm-protos.h (arm_mode_base_reg_class): Function
+ declaration.
+ (mve_vector_mem_operand): Likewise.
+ * config/arm/arm.c (thumb2_legitimate_address_p): For MVE target check
+ the load from memory to a core register is legitimate for give mode.
+ (mve_vector_mem_operand): Define function.
+ (arm_print_operand): Modify comment.
+ (arm_mode_base_reg_class): Define.
+ * config/arm/arm.h (MODE_BASE_REG_CLASS): Modify to add check for
+ TARGET_HAVE_MVE and expand to arm_mode_base_reg_class on TRUE.
+ * config/arm/constraints.md (Ux): Likewise.
+ (Ul): Likewise.
+ * config/arm/mve.md (mve_mov): Replace constraint Us with Ux and also
+ add support for missing Vector Store Register and Vector Load Register.
+ Add a new alternative to support load from memory to PC (or label) in
+ vector store/load.
+ (mve_vstrbq_<supf><mode>): Modify constraint Us to Ux.
+ (mve_vldrbq_<supf><mode>): Modify constriant Us to Ux, predicate to
+ mve_memory_operand and also modify the MVE instructions to emit.
+ (mve_vldrbq_z_<supf><mode>): Modify constraint Us to Ux.
+ (mve_vldrhq_fv8hf): Modify constriant Us to Ux, predicate to
+ mve_memory_operand and also modify the MVE instructions to emit.
+ (mve_vldrhq_<supf><mode>): Modify constriant Us to Ux, predicate to
+ mve_memory_operand and also modify the MVE instructions to emit.
+ (mve_vldrhq_z_fv8hf): Likewise.
+ (mve_vldrhq_z_<supf><mode>): Likewise.
+ (mve_vldrwq_fv4sf): Likewise.
+ (mve_vldrwq_<supf>v4si): Likewise.
+ (mve_vldrwq_z_fv4sf): Likewise.
+ (mve_vldrwq_z_<supf>v4si): Likewise.
+ (mve_vld1q_f<mode>): Modify constriant Us to Ux.
+ (mve_vld1q_<supf><mode>): Likewise.
+ (mve_vstrhq_fv8hf): Modify constriant Us to Ux, predicate to
+ mve_memory_operand.
+ (mve_vstrhq_p_fv8hf): Modify constriant Us to Ux, predicate to
+ mve_memory_operand and also modify the MVE instructions to emit.
+ (mve_vstrhq_p_<supf><mode>): Likewise.
+ (mve_vstrhq_<supf><mode>): Modify constriant Us to Ux, predicate to
+ mve_memory_operand.
+ (mve_vstrwq_fv4sf): Modify constriant Us to Ux.
+ (mve_vstrwq_p_fv4sf): Modify constriant Us to Ux and also modify the MVE
+ instructions to emit.
+ (mve_vstrwq_p_<supf>v4si): Likewise.
+ (mve_vstrwq_<supf>v4si): Likewise.Modify constriant Us to Ux.
+ * config/arm/predicates.md (mve_memory_operand): Define.
+
2020-05-30 Richard Biener <rguenther@suse.de>
PR c/95141
extern bool arm_ge_bits_access (void);
#ifdef RTX_CODE
+enum reg_class
+arm_mode_base_reg_class (machine_mode);
extern void arm_gen_unlikely_cbranch (enum rtx_code, machine_mode cc_mode,
rtx label_ref);
extern bool arm_vector_mode_supported_p (machine_mode);
extern int arm_coproc_mem_operand (rtx, bool);
extern int neon_vector_mem_operand (rtx, int, bool);
+extern int mve_vector_mem_operand (machine_mode, rtx, bool);
extern int neon_struct_mem_operand (rtx);
extern rtx *neon_vcmla_lane_prepare_operands (rtx *);
bool use_ldrd;
enum rtx_code code = GET_CODE (x);
+ if (TARGET_HAVE_MVE
+ && (mode == V8QImode || mode == E_V4QImode || mode == V4HImode))
+ return mve_vector_mem_operand (mode, x, strict_p);
+
if (arm_address_register_rtx_p (x, strict_p))
return 1;
return FALSE;
}
+/* This function returns TRUE on matching mode and op.
+1. For given modes, check for [Rn], return TRUE for Rn <= LO_REGS.
+2. For other modes, check for [Rn], return TRUE for Rn < R15 (expect R13). */
+int
+mve_vector_mem_operand (machine_mode mode, rtx op, bool strict)
+{
+ enum rtx_code code;
+ int val, reg_no;
+
+ /* Match: (mem (reg)). */
+ if (REG_P (op))
+ {
+ int reg_no = REGNO (op);
+ return (((mode == E_V8QImode || mode == E_V4QImode || mode == E_V4HImode)
+ ? reg_no <= LAST_LO_REGNUM
+ :(reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM))
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ }
+ code = GET_CODE (op);
+
+ if (code == POST_INC || code == PRE_DEC
+ || code == PRE_INC || code == POST_DEC)
+ {
+ reg_no = REGNO (XEXP (op, 0));
+ return (((mode == E_V8QImode || mode == E_V4QImode || mode == E_V4HImode)
+ ? reg_no <= LAST_LO_REGNUM
+ :(reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM))
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ }
+ else if ((code == POST_MODIFY || code == PRE_MODIFY)
+ && GET_CODE (XEXP (op, 1)) == PLUS && REG_P (XEXP (XEXP (op, 1), 1)))
+ {
+ reg_no = REGNO (XEXP (op, 0));
+ val = INTVAL (XEXP ( XEXP (op, 1), 1));
+ switch (mode)
+ {
+ case E_V16QImode:
+ if (abs (val) <= 127)
+ return ((reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ case E_V8HImode:
+ case E_V8HFmode:
+ if (abs (val) <= 255)
+ return ((reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ case E_V8QImode:
+ case E_V4QImode:
+ if (abs (val) <= 127)
+ return (reg_no <= LAST_LO_REGNUM
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ case E_V4HImode:
+ case E_V4HFmode:
+ if (val % 2 == 0 && abs (val) <= 254)
+ return (reg_no <= LAST_LO_REGNUM
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ case E_V4SImode:
+ case E_V4SFmode:
+ if (val % 4 == 0 && abs (val) <= 508)
+ return ((reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ case E_V2DImode:
+ case E_V2DFmode:
+ case E_TImode:
+ if (val % 4 == 0 && val >= 0 && val <= 1020)
+ return ((reg_no < LAST_ARM_REGNUM && reg_no != SP_REGNUM)
+ || (!strict && reg_no >= FIRST_PSEUDO_REGISTER));
+ default:
+ return FALSE;
+ }
+ }
+ return FALSE;
+}
+
/* Return TRUE if OP is a memory operand which we can load or store a vector
to/from. TYPE is one of the following values:
0 - Vector load/stor (vldr)
&& (INTVAL (XEXP (ind, 1)) & 3) == 0)
return TRUE;
- if (type == 1 && TARGET_HAVE_MVE
- && (GET_CODE (ind) == POST_INC || GET_CODE (ind) == PRE_DEC))
- {
- rtx ind1 = XEXP (ind, 0);
- if (!REG_P (ind1))
- return 0;
- return VFP_REGNO_OK_FOR_SINGLE (REGNO (ind1));
- }
-
return FALSE;
}
}
return;
- /* To print the memory operand with "Us" constraint. Based on the rtx_code
+ /* To print the memory operand with "Ux" constraint. Based on the rtx_code
the memory operands output looks like following.
1. [Rn], #+/-<imm>
2. [Rn, #+/-<imm>]!
return "";
}
+/* If given mode matches, load from memory to LO_REGS.
+ (i.e [Rn], Rn <= LO_REGS). */
+enum reg_class
+arm_mode_base_reg_class (machine_mode mode)
+{
+ if (TARGET_HAVE_MVE
+ && (mode == E_V8QImode || mode == E_V4QImode || mode == E_V4HImode))
+ return LO_REGS;
+
+ return MODE_BASE_REG_REG_CLASS (mode);
+}
+
struct gcc_target targetm = TARGET_INITIALIZER;
#include "gt-arm.h"
/* For the Thumb the high registers cannot be used as base registers
when addressing quantities in QI or HI mode; if we don't know the
- mode, then we must be conservative. */
+ mode, then we must be conservative. For MVE we need to load from
+ memory to low regs based on given modes i.e [Rn], Rn <= LO_REGS. */
#define MODE_BASE_REG_CLASS(MODE) \
- (TARGET_32BIT ? CORE_REGS \
+ (TARGET_HAVE_MVE ? arm_mode_base_reg_class (MODE) \
+ :(TARGET_32BIT ? CORE_REGS \
: GET_MODE_SIZE (MODE) >= 4 ? BASE_REGS \
- : LO_REGS)
+ : LO_REGS))
/* For Thumb we cannot support SP+reg addressing, so we return LO_REGS
instead of BASE_REGS. */
;; in all states: Pf, Pg
;; The following memory constraints have been used:
-;; in ARM/Thumb-2 state: Uh, Ut, Uv, Uy, Un, Um, Us, Up, Uf
+;; in ARM/Thumb-2 state: Uh, Ut, Uv, Uy, Un, Um, Us, Up, Uf, Ux, Ul
;; in ARM state: Uq
;; in Thumb state: Uu, Uw
;; in all states: Q
(define_register_constraint "Up" "TARGET_HAVE_MVE ? VPR_REG : NO_REGS"
"MVE VPR register")
+(define_memory_constraint "Ul"
+ "@internal
+ In ARM/Thumb-2 state a valid address for load instruction with XEXP (op, 0)
+ being label of the literal data item to be loaded."
+ (and (match_code "mem")
+ (match_test "TARGET_HAVE_MVE && reload_completed
+ && (GET_CODE (XEXP (op, 0)) == LABEL_REF
+ || (GET_CODE (XEXP (op, 0)) == CONST
+ && GET_CODE (XEXP (XEXP (op, 0), 0)) == PLUS
+ && GET_CODE (XEXP (XEXP (XEXP (op, 0), 0), 0)) == LABEL_REF
+ && CONST_INT_P (XEXP (XEXP (XEXP (op, 0), 0), 1))))")))
+
(define_register_constraint "Uf" "TARGET_HAVE_MVE ? VFPCC_REG : NO_REGS"
"MVE FPCCR register")
(and (match_code "mem")
(match_test "TARGET_32BIT && neon_vector_mem_operand (op, 1, true)")))
+(define_memory_constraint "Ux"
+ "@internal
+ In ARM/Thumb-2 state a valid address and load into CORE regs or only to
+ LO_REGS based on mode of op."
+ (and (match_code "mem")
+ (match_test "(TARGET_HAVE_MVE || TARGET_HAVE_MVE_FLOAT)
+ && mve_vector_mem_operand (GET_MODE (op),
+ XEXP (op, 0), true)")))
+
(define_memory_constraint "Uq"
"@internal
In ARM state an address valid in ldrsb instructions."
(define_int_iterator VSHLCQ_M [VSHLCQ_M_S VSHLCQ_M_U])
(define_insn "*mve_mov<mode>"
- [(set (match_operand:MVE_types 0 "nonimmediate_operand" "=w,w,r,w,w,r,w,Us")
- (match_operand:MVE_types 1 "general_operand" "w,r,w,Dn,Usi,r,Dm,w"))]
+ [(set (match_operand:MVE_types 0 "nonimmediate_operand" "=w,w,r,w,w,r,w,Ux,w")
+ (match_operand:MVE_types 1 "general_operand" "w,r,w,Dn,Uxi,r,Dm,w,Ul"))]
"TARGET_HAVE_MVE || TARGET_HAVE_MVE_FLOAT"
{
if (which_alternative == 3 || which_alternative == 6)
sprintf (templ, "vmov.i%d\t%%q0, %%x1 @ <mode>", width);
return templ;
}
+
+ if (which_alternative == 4 || which_alternative == 7)
+ {
+ rtx ops[2];
+ int regno = (which_alternative == 7)
+ ? REGNO (operands[1]) : REGNO (operands[0]);
+
+ ops[0] = operands[0];
+ ops[1] = operands[1];
+ if (<MODE>mode == V2DFmode || <MODE>mode == V2DImode)
+ {
+ if (which_alternative == 7)
+ {
+ ops[1] = gen_rtx_REG (DImode, regno);
+ output_asm_insn ("vstr.64\t%P1, %E0",ops);
+ }
+ else
+ {
+ ops[0] = gen_rtx_REG (DImode, regno);
+ output_asm_insn ("vldr.64\t%P0, %E1",ops);
+ }
+ }
+ else if (<MODE>mode == TImode)
+ {
+ if (which_alternative == 7)
+ output_asm_insn ("vstr.64\t%q1, %E0",ops);
+ else
+ output_asm_insn ("vldr.64\t%q0, %E1",ops);
+ }
+ else
+ {
+ if (which_alternative == 7)
+ {
+ ops[1] = gen_rtx_REG (TImode, regno);
+ output_asm_insn ("vstr<V_sz_elem1>.<V_sz_elem>\t%q1, %E0",ops);
+ }
+ else
+ {
+ ops[0] = gen_rtx_REG (TImode, regno);
+ output_asm_insn ("vldr<V_sz_elem1>.<V_sz_elem>\t%q0, %E1",ops);
+ }
+ }
+ return "";
+ }
switch (which_alternative)
{
case 0:
return "vmov\t%e0, %Q1, %R1 @ <mode>\;vmov\t%f0, %J1, %K1";
case 2:
return "vmov\t%Q0, %R0, %e1 @ <mode>\;vmov\t%J0, %K0, %f1";
- case 4:
- if (MEM_P (operands[1])
- && (GET_CODE (XEXP (operands[1], 0)) == LABEL_REF
- || GET_CODE (XEXP (operands[1], 0)) == CONST))
- return output_move_neon (operands);
- else
- return "vldrb.8 %q0, %E1";
case 5:
return output_move_quad (operands);
- case 7:
- return "vstrb.8 %q1, %E0";
+ case 8:
+ return output_move_neon (operands);
default:
gcc_unreachable ();
return "";
}
}
- [(set_attr "type" "mve_move,mve_move,mve_move,mve_move,mve_load,multiple,mve_move,mve_store")
- (set_attr "length" "4,8,8,4,8,8,4,4")
- (set_attr "thumb2_pool_range" "*,*,*,*,1018,*,*,*")
- (set_attr "neg_pool_range" "*,*,*,*,996,*,*,*")])
+ [(set_attr "type" "mve_move,mve_move,mve_move,mve_move,mve_load,multiple,mve_move,mve_store,mve_load")
+ (set_attr "length" "4,8,8,4,8,8,4,4,4")
+ (set_attr "thumb2_pool_range" "*,*,*,*,1018,*,*,*,*")
+ (set_attr "neg_pool_range" "*,*,*,*,996,*,*,*,*")])
(define_insn "*mve_mov<mode>"
[(set (match_operand:MVE_types 0 "s_register_operand" "=w,w")
;; [vstrbq_s vstrbq_u]
;;
(define_insn "mve_vstrbq_<supf><mode>"
- [(set (match_operand:<MVE_B_ELEM> 0 "memory_operand" "=Us")
+ [(set (match_operand:<MVE_B_ELEM> 0 "mve_memory_operand" "=Ux")
(unspec:<MVE_B_ELEM> [(match_operand:MVE_2 1 "s_register_operand" "w")]
VSTRBQ))
]
;;
(define_insn "mve_vldrbq_<supf><mode>"
[(set (match_operand:MVE_2 0 "s_register_operand" "=w")
- (unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 "memory_operand" "Us")]
+ (unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 "mve_memory_operand" "Ux")]
VLDRBQ))
]
"TARGET_HAVE_MVE"
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vldrb.<supf><V_sz_elem>\t%q0, %E1",ops);
+ if (<V_sz_elem> == 8)
+ output_asm_insn ("vldrb.<V_sz_elem>\t%q0, %E1",ops);
+ else
+ output_asm_insn ("vldrb.<supf><V_sz_elem>\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "4")])
;; [vstrbq_p_s vstrbq_p_u]
;;
(define_insn "mve_vstrbq_p_<supf><mode>"
- [(set (match_operand:<MVE_B_ELEM> 0 "memory_operand" "=Us")
+ [(set (match_operand:<MVE_B_ELEM> 0 "mve_memory_operand" "=Ux")
(unspec:<MVE_B_ELEM> [(match_operand:MVE_2 1 "s_register_operand" "w")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VSTRBQ))
int regno = REGNO (operands[1]);
ops[1] = gen_rtx_REG (TImode, regno);
ops[0] = operands[0];
- output_asm_insn ("vpst\n\tvstrbt.<V_sz_elem>\t%q1, %E0",ops);
+ output_asm_insn ("vpst\;vstrbt.<V_sz_elem>\t%q1, %E0",ops);
return "";
}
[(set_attr "length" "8")])
;;
(define_insn "mve_vldrbq_z_<supf><mode>"
[(set (match_operand:MVE_2 0 "s_register_operand" "=w")
- (unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 "memory_operand" "Us")
+ (unspec:MVE_2 [(match_operand:<MVE_B_ELEM> 1 "mve_memory_operand" "Ux")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VLDRBQ))
]
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vpst\n\tvldrbt.<supf><V_sz_elem>\t%q0, %E1",ops);
+ if (<V_sz_elem> == 8)
+ output_asm_insn ("vpst\;vldrbt.<V_sz_elem>\t%q0, %E1",ops);
+ else
+ output_asm_insn ("vpst\;vldrbt.<supf><V_sz_elem>\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "8")])
;;
(define_insn "mve_vldrhq_fv8hf"
[(set (match_operand:V8HF 0 "s_register_operand" "=w")
- (unspec:V8HF [(match_operand:V8HI 1 "memory_operand" "Us")]
+ (unspec:V8HF [(match_operand:V8HI 1 "mve_memory_operand" "Ux")]
VLDRHQ_F))
]
"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT"
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vldrh.f16\t%q0, %E1",ops);
+ output_asm_insn ("vldrh.16\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "4")])
[(set_attr "length" "8")])
;;
-;;
;; [vldrhq_s, vldrhq_u]
;;
(define_insn "mve_vldrhq_<supf><mode>"
[(set (match_operand:MVE_6 0 "s_register_operand" "=w")
- (unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 "memory_operand" "Us")]
+ (unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 "mve_memory_operand" "Ux")]
VLDRHQ))
]
"TARGET_HAVE_MVE"
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vldrh.<supf><V_sz_elem>\t%q0, %E1",ops);
+ if (<V_sz_elem> == 16)
+ output_asm_insn ("vldrh.16\t%q0, %E1",ops);
+ else
+ output_asm_insn ("vldrh.<supf><V_sz_elem>\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "4")])
;;
(define_insn "mve_vldrhq_z_fv8hf"
[(set (match_operand:V8HF 0 "s_register_operand" "=w")
- (unspec:V8HF [(match_operand:V8HI 1 "memory_operand" "Us")
+ (unspec:V8HF [(match_operand:V8HI 1 "mve_memory_operand" "Ux")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VLDRHQ_F))
]
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vpst\n\tvldrht.f16\t%q0, %E1",ops);
+ output_asm_insn ("vpst\;vldrht.16\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "8")])
;;
(define_insn "mve_vldrhq_z_<supf><mode>"
[(set (match_operand:MVE_6 0 "s_register_operand" "=w")
- (unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 "memory_operand" "Us")
+ (unspec:MVE_6 [(match_operand:<MVE_H_ELEM> 1 "mve_memory_operand" "Ux")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VLDRHQ))
]
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vpst\n\tvldrht.<supf><V_sz_elem>\t%q0, %E1",ops);
+ if (<V_sz_elem> == 16)
+ output_asm_insn ("vpst\;vldrht.16\t%q0, %E1",ops);
+ else
+ output_asm_insn ("vpst\;vldrht.<supf><V_sz_elem>\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "8")])
;;
(define_insn "mve_vldrwq_fv4sf"
[(set (match_operand:V4SF 0 "s_register_operand" "=w")
- (unspec:V4SF [(match_operand:V4SI 1 "memory_operand" "Us")]
+ (unspec:V4SF [(match_operand:V4SI 1 "memory_operand" "Ux")]
VLDRWQ_F))
]
"TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT"
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vldrw.f32\t%q0, %E1",ops);
+ output_asm_insn ("vldrw.32\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "4")])
;;
(define_insn "mve_vldrwq_<supf>v4si"
[(set (match_operand:V4SI 0 "s_register_operand" "=w")
- (unspec:V4SI [(match_operand:V4SI 1 "memory_operand" "Us")]
+ (unspec:V4SI [(match_operand:V4SI 1 "memory_operand" "Ux")]
VLDRWQ))
]
"TARGET_HAVE_MVE"
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vldrw.<supf>32\t%q0, %E1",ops);
+ output_asm_insn ("vldrw.32\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "4")])
;;
(define_insn "mve_vldrwq_z_fv4sf"
[(set (match_operand:V4SF 0 "s_register_operand" "=w")
- (unspec:V4SF [(match_operand:V4SI 1 "memory_operand" "Us")
+ (unspec:V4SF [(match_operand:V4SI 1 "memory_operand" "Ux")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VLDRWQ_F))
]
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vpst\n\tvldrwt.f32\t%q0, %E1",ops);
+ output_asm_insn ("vpst\;vldrwt.32\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "8")])
;;
(define_insn "mve_vldrwq_z_<supf>v4si"
[(set (match_operand:V4SI 0 "s_register_operand" "=w")
- (unspec:V4SI [(match_operand:V4SI 1 "memory_operand" "Us")
+ (unspec:V4SI [(match_operand:V4SI 1 "memory_operand" "Ux")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VLDRWQ))
]
int regno = REGNO (operands[0]);
ops[0] = gen_rtx_REG (TImode, regno);
ops[1] = operands[1];
- output_asm_insn ("vpst\n\tvldrwt.<supf>32\t%q0, %E1",ops);
+ output_asm_insn ("vpst\;vldrwt.32\t%q0, %E1",ops);
return "";
}
[(set_attr "length" "8")])
(define_expand "mve_vld1q_f<mode>"
[(match_operand:MVE_0 0 "s_register_operand")
- (unspec:MVE_0 [(match_operand:<MVE_CNVT> 1 "memory_operand")] VLD1Q_F)
+ (unspec:MVE_0 [(match_operand:<MVE_CNVT> 1 "mve_memory_operand")] VLD1Q_F)
]
"TARGET_HAVE_MVE || TARGET_HAVE_MVE_FLOAT"
{
(define_expand "mve_vld1q_<supf><mode>"
[(match_operand:MVE_2 0 "s_register_operand")
- (unspec:MVE_2 [(match_operand:MVE_2 1 "memory_operand")] VLD1Q)
+ (unspec:MVE_2 [(match_operand:MVE_2 1 "mve_memory_operand")] VLD1Q)
]
"TARGET_HAVE_MVE"
{
;; [vstrhq_f]
;;
(define_insn "mve_vstrhq_fv8hf"
- [(set (match_operand:V8HI 0 "memory_operand" "=Us")
+ [(set (match_operand:V8HI 0 "mve_memory_operand" "=Ux")
(unspec:V8HI [(match_operand:V8HF 1 "s_register_operand" "w")]
VSTRHQ_F))
]
;; [vstrhq_p_f]
;;
(define_insn "mve_vstrhq_p_fv8hf"
- [(set (match_operand:V8HI 0 "memory_operand" "=Us")
+ [(set (match_operand:V8HI 0 "mve_memory_operand" "=Ux")
(unspec:V8HI [(match_operand:V8HF 1 "s_register_operand" "w")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VSTRHQ_F))
int regno = REGNO (operands[1]);
ops[1] = gen_rtx_REG (TImode, regno);
ops[0] = operands[0];
- output_asm_insn ("vpst\n\tvstrht.16\t%q1, %E0",ops);
+ output_asm_insn ("vpst\;vstrht.16\t%q1, %E0",ops);
return "";
}
[(set_attr "length" "8")])
;; [vstrhq_p_s vstrhq_p_u]
;;
(define_insn "mve_vstrhq_p_<supf><mode>"
- [(set (match_operand:<MVE_H_ELEM> 0 "memory_operand" "=Us")
+ [(set (match_operand:<MVE_H_ELEM> 0 "mve_memory_operand" "=Ux")
(unspec:<MVE_H_ELEM> [(match_operand:MVE_6 1 "s_register_operand" "w")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VSTRHQ))
int regno = REGNO (operands[1]);
ops[1] = gen_rtx_REG (TImode, regno);
ops[0] = operands[0];
- output_asm_insn ("vpst\n\tvstrht.<V_sz_elem>\t%q1, %E0",ops);
+ output_asm_insn ("vpst\;vstrht.<V_sz_elem>\t%q1, %E0",ops);
return "";
}
[(set_attr "length" "8")])
;; [vstrhq_scatter_shifted_offset_p_s vstrhq_scatter_shifted_offset_p_u]
;;
(define_insn "mve_vstrhq_scatter_shifted_offset_p_<supf><mode>"
- [(set (match_operand:<MVE_H_ELEM> 0 "memory_operand" "=Us")
+ [(set (match_operand:<MVE_H_ELEM> 0 "memory_operand" "=Ux")
(unspec:<MVE_H_ELEM>
[(match_operand:MVE_6 1 "s_register_operand" "w")
(match_operand:MVE_6 2 "s_register_operand" "w")
;; [vstrhq_s, vstrhq_u]
;;
(define_insn "mve_vstrhq_<supf><mode>"
- [(set (match_operand:<MVE_H_ELEM> 0 "memory_operand" "=Us")
+ [(set (match_operand:<MVE_H_ELEM> 0 "mve_memory_operand" "=Ux")
(unspec:<MVE_H_ELEM> [(match_operand:MVE_6 1 "s_register_operand" "w")]
VSTRHQ))
]
;; [vstrwq_f]
;;
(define_insn "mve_vstrwq_fv4sf"
- [(set (match_operand:V4SI 0 "memory_operand" "=Us")
+ [(set (match_operand:V4SI 0 "memory_operand" "=Ux")
(unspec:V4SI [(match_operand:V4SF 1 "s_register_operand" "w")]
VSTRWQ_F))
]
;; [vstrwq_p_f]
;;
(define_insn "mve_vstrwq_p_fv4sf"
- [(set (match_operand:V4SI 0 "memory_operand" "=Us")
+ [(set (match_operand:V4SI 0 "memory_operand" "=Ux")
(unspec:V4SI [(match_operand:V4SF 1 "s_register_operand" "w")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VSTRWQ_F))
int regno = REGNO (operands[1]);
ops[1] = gen_rtx_REG (TImode, regno);
ops[0] = operands[0];
- output_asm_insn ("vpst\n\tvstrwt.32\t%q1, %E0",ops);
+ output_asm_insn ("vpst\;vstrwt.32\t%q1, %E0",ops);
return "";
}
[(set_attr "length" "8")])
;; [vstrwq_p_s vstrwq_p_u]
;;
(define_insn "mve_vstrwq_p_<supf>v4si"
- [(set (match_operand:V4SI 0 "memory_operand" "=Us")
+ [(set (match_operand:V4SI 0 "memory_operand" "=Ux")
(unspec:V4SI [(match_operand:V4SI 1 "s_register_operand" "w")
(match_operand:HI 2 "vpr_register_operand" "Up")]
VSTRWQ))
int regno = REGNO (operands[1]);
ops[1] = gen_rtx_REG (TImode, regno);
ops[0] = operands[0];
- output_asm_insn ("vpst\n\tvstrwt.32\t%q1, %E0",ops);
+ output_asm_insn ("vpst\;vstrwt.32\t%q1, %E0",ops);
return "";
}
[(set_attr "length" "8")])
;; [vstrwq_s vstrwq_u]
;;
(define_insn "mve_vstrwq_<supf>v4si"
- [(set (match_operand:V4SI 0 "memory_operand" "=Us")
+ [(set (match_operand:V4SI 0 "memory_operand" "=Ux")
(unspec:V4SI [(match_operand:V4SI 1 "s_register_operand" "w")]
VSTRWQ))
]
|| REGNO_REG_CLASS (REGNO (op)) != NO_REGS));
})
+(define_predicate "mve_memory_operand"
+ (and (match_code "mem")
+ (match_test "TARGET_32BIT
+ && mve_vector_mem_operand (GET_MODE (op), XEXP (op, 0),
+ false)")))
+
;; True for immediates in the range of 1 to 16 for MVE.
(define_predicate "mve_imm_16"
(match_test "satisfies_constraint_Rd (op)"))
return b;
}
-/* { dg-final { scan-assembler "vmov\\tq\[0-7\], q\[0-7\]" } } */
-/* { dg-final { scan-assembler "vstrb.*" } } */
-/* { dg-final { scan-assembler "vldr.64*" } } */
-
float16x8_t
foo16 ()
{
return b;
}
-/* { dg-final { scan-assembler "vmov\\tq\[0-7\], q\[0-7\]" } } */
-/* { dg-final { scan-assembler "vstrb.*" } } */
-/* { dg-final { scan-assembler "vldr.64.*" } } */
+/* { dg-final { scan-assembler-times "vmov\\tq\[0-7\], q\[0-7\]" 2 } } */
+/* { dg-final { scan-assembler-times "vstrw.32*" 1 } } */
+/* { dg-final { scan-assembler-times "vstrh.16*" 1 } } */
+/* { dg-final { scan-assembler-times "vldrw.32*" 1 } } */
+/* { dg-final { scan-assembler-times "vldrh.16*" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
--- /dev/null
+/* { dg-require-effective-target arm_v8_1m_mve_ok } */
+/* { dg-add-options arm_v8_1m_mve } */
+/* { dg-additional-options "-O2" } */
+
+#include "arm_mve.h"
+void
+foo (uint16_t row_x_col, int8_t *out)
+{
+ for (;;)
+ {
+ int32x4_t out_3;
+ int8_t *rhs_0;
+ int8_t *lhs_3;
+ int i_row_x_col;
+ for (;i_row_x_col < row_x_col; i_row_x_col++)
+ {
+ int32x4_t ker_0 = vldrbq_s32(rhs_0);
+ int32x4_t ip_3 = vldrbq_s32(lhs_3);
+ out_3 = vmulq_s32(ip_3, ker_0);
+ }
+ vstrbq_s32(out, out_3);
+ }
+}
+
+void
+foo1 (uint16_t row_x_col, int8_t *out)
+{
+ for (;;)
+ {
+ int16x8_t out_3;
+ int8_t *rhs_0;
+ int8_t *lhs_3;
+ int i_row_x_col;
+ for (; i_row_x_col < row_x_col; i_row_x_col++)
+ {
+ int16x8_t ker_0 = vldrbq_s16(rhs_0);
+ int16x8_t ip_3 = vldrbq_s16(lhs_3);
+ out_3 = vmulq_s16(ip_3, ker_0);
+ }
+ vstrbq_s16(out, out_3);
+ }
+}
+
+void
+foo2 (uint16_t row_x_col, int16_t *out)
+{
+ for (;;)
+ {
+ int32x4_t out_3;
+ int16_t *rhs_0;
+ int16_t *lhs_3;
+ int i_row_x_col;
+ for (; i_row_x_col < row_x_col; i_row_x_col++)
+ {
+ int32x4_t ker_0 = vldrhq_s32(rhs_0);
+ int32x4_t ip_3 = vldrhq_s32(lhs_3);
+ out_3 = vmulq_s32(ip_3, ker_0);
+ }
+ vstrhq_s32(out, out_3);
+ }
+}
--- /dev/null
+/* { dg-require-effective-target arm_v8_1m_mve_ok } */
+/* { dg-add-options arm_v8_1m_mve } */
+/* { dg-additional-options "-O2" } */
+
+#include "arm_mve.h"
+void
+foo (uint16_t row_len, const int32_t *bias, int8_t *out)
+{
+ int i_out_ch;
+ for (;;)
+ {
+ int8_t *ip_c3;
+ int32_t acc_3;
+ int32_t row_loop_cnt = row_len;
+ int32x4_t res = {acc_3};
+ uint32x4_t scatter_offset;
+ int i_row_loop;
+ for (; i_row_loop < row_loop_cnt; i_row_loop++)
+ {
+ mve_pred16_t p;
+ int16x8_t r0;
+ int16x8_t c3 = vldrbq_z_s16(ip_c3, p);
+ acc_3 = vmladavaq_p_s16(acc_3, r0, c3, p);
+ }
+ vstrbq_scatter_offset_s32(&out[i_out_ch], scatter_offset, res);
+ }
+}
+
+void
+foo1 (uint16_t row_len, const int32_t *bias, int8_t *out)
+{
+ int i_out_ch;
+ for (;;)
+ {
+ int8_t *ip_c3;
+ int32_t acc_3;
+ int32_t row_loop_cnt = row_len;
+ int i_row_loop;
+ int32x4_t res = {acc_3};
+ uint32x4_t scatter_offset;
+ for (; i_row_loop < row_loop_cnt; i_row_loop++)
+ {
+ mve_pred16_t p;
+ int32x4_t r0;
+ int32x4_t c3 = vldrbq_z_s32(ip_c3, p);
+ acc_3 = vmladavaq_p_s32(acc_3, r0, c3, p);
+ }
+ vstrbq_scatter_offset_s32(&out[i_out_ch], scatter_offset, res);
+ }
+}
+
+void
+foo2 (uint16_t row_len, const int32_t *bias, int8_t *out)
+{
+ int i_out_ch;
+ for (;;)
+ {
+ int16_t *ip_c3;
+ int32_t acc_3;
+ int32_t row_loop_cnt = row_len;
+ int i_row_loop;
+ int32x4_t res = {acc_3};
+ uint32x4_t scatter_offset;
+ for (; i_row_loop < row_loop_cnt; i_row_loop++)
+ {
+ mve_pred16_t p;
+ int32x4_t r0;
+ int32x4_t c3 = vldrhq_z_s32(ip_c3, p);
+ acc_3 = vmladavaq_p_s32(acc_3, r0, c3, p);
+ }
+ vstrbq_scatter_offset_s32(&out[i_out_ch], scatter_offset, res);
+ }
+}
--- /dev/null
+/* { dg-require-effective-target arm_v8_1m_mve_ok } */
+/* { dg-add-options arm_v8_1m_mve } */
+/* { dg-additional-options "-O2" } */
+
+#include "arm_mve.h"
+void
+foo (const int32_t *output_bias, int8_t *out, uint16_t num_ch)
+{
+ int32_t loop_count = num_ch;
+ const int32_t *bias = output_bias;
+ int i_loop_cnt;
+ for (; i_loop_cnt < loop_count; out += 4, i_loop_cnt++)
+ {
+ int32x4_t out_0 = vldrwq_s32(bias);
+ vstrbq_s32(out, out_0);
+ }
+}
+
+void
+foo1 (const int16_t *output_bias, int8_t *out, uint16_t num_ch)
+{
+ int32_t loop_count = num_ch;
+ const int16_t *bias = output_bias;
+ int i_loop_cnt;
+ for (; i_loop_cnt < loop_count; out += 4, i_loop_cnt++)
+ {
+ int16x8_t out_0 = vldrhq_s16(bias);
+ vstrbq_s16(out, out_0);
+ }
+}
+
+void
+foo2 (const int32_t *output_bias, int16_t *out, uint16_t num_ch)
+{
+ int32_t loop_count = num_ch;
+ const int32_t *bias = output_bias;
+ int i_loop_cnt;
+ for (; i_loop_cnt < loop_count; out += 4, i_loop_cnt++)
+ {
+ int32x4_t out_0 = vldrwq_s32(bias);
+ vstrhq_s32(out, out_0);
+ }
+}
--- /dev/null
+/* { dg-require-effective-target arm_v8_1m_mve_ok } */
+/* { dg-add-options arm_v8_1m_mve } */
+/* { dg-additional-options "-O2" } */
+
+#include "arm_mve.h"
+void
+foo1 (int8_t *x, int32_t * i1)
+{
+ mve_pred16_t p;
+ int32x4_t x_0;
+ int32_t * bias1 = i1;
+ for (;; x++)
+ {
+ x_0 = vldrwq_s32(bias1);
+ vstrbq_p_s32(x, x_0, p);
+ }
+}
+void
+foo2 (int8_t *x, int16_t * i1)
+{
+ mve_pred16_t p;
+ int16x8_t x_0;
+ int16_t * bias1 = i1;
+ for (;; x++)
+ {
+ x_0 = vldrhq_s16(bias1);
+ vstrbq_p_s16(x, x_0, p);
+ }
+}
+
+void
+foo3 (int16_t *x, int32_t * i1)
+{
+ mve_pred16_t p;
+ int32x4_t x_0;
+ int32_t * bias1 = i1;
+ for (;; x++)
+ {
+ x_0 = vldrwq_s32(bias1);
+ vstrhq_p_s32(x, x_0, p);
+ }
+}
return vld1q_f16 (base);
}
-/* { dg-final { scan-assembler "vldrh.f16" } } */
-
float16x8_t
foo1 (float16_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrh.f16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_f32 (base);
}
-/* { dg-final { scan-assembler "vldrw.f32" } } */
-
float32x4_t
foo1 (float32_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrw.f32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_s16 (base);
}
-/* { dg-final { scan-assembler "vldrh.s16" } } */
-
int16x8_t
foo1 (int16_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrh.s16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_s32 (base);
}
-/* { dg-final { scan-assembler "vldrw.s32" } } */
-
int32x4_t
foo1 (int32_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrw.s32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_s8 (base);
}
-/* { dg-final { scan-assembler "vldrb.s8" } } */
-
int8x16_t
foo1 (int8_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrb.s8" } } */
+/* { dg-final { scan-assembler-times "vldrb.8" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_u16 (base);
}
-/* { dg-final { scan-assembler "vldrh.u16" } } */
-
uint16x8_t
foo1 (uint16_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrh.u16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_u32 (base);
}
-/* { dg-final { scan-assembler "vldrw.u32" } } */
-
uint32x4_t
foo1 (uint32_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrw.u32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_u8 (base);
}
-/* { dg-final { scan-assembler "vldrb.u8" } } */
-
uint8x16_t
foo1 (uint8_t const * base)
{
return vld1q (base);
}
-/* { dg-final { scan-assembler "vldrb.u8" } } */
+/* { dg-final { scan-assembler-times "vldrb.8" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_f16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.f16" } } */
-
float16x8_t
foo1 (float16_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrht.f16" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_f32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.f32" } } */
-
float32x4_t
foo1 (float32_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.f32" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_s16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.s16" } } */
-
int16x8_t
foo1 (int16_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrht.s16" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_s32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.s32" } } */
-
int32x4_t
foo1 (int32_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.s32" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_s8 (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.s8" } } */
-
int8x16_t
foo1 (int8_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.s8" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrbt.8" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_u16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.u16" } } */
-
uint16x8_t
foo1 (uint16_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrht.u16" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_u32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.u32" } } */
-
uint32x4_t
foo1 (uint32_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.u32" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vld1q_z_u8 (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.u8" } } */
-
uint8x16_t
foo1 (uint8_t const * base, mve_pred16_t p)
{
return vld1q_z (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.u8" } } */
+/* { dg-final { scan-assembler-times "vpst" 2 } } */
+/* { dg-final { scan-assembler-times "vldrbt.8" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrbq_s8 (base);
}
-/* { dg-final { scan-assembler "vldrb.s8" } } */
+/* { dg-final { scan-assembler-times "vldrb.8" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrbq_u8 (base);
}
-/* { dg-final { scan-assembler "vldrb.u8" } } */
+/* { dg-final { scan-assembler-times "vldrb.8" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrbq_z_s8 (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.s8" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrbt.8" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrbq_z_u8 (base, p);
}
-/* { dg-final { scan-assembler "vldrbt.u8" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrbt.8" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrdq_gather_base_wb_s64 (addr, 8);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vldrd.64\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-times "vldr.64" 1 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrdq_gather_base_wb_u64 (addr, 8);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vldrd.64\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-times "vldr.64" 1 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrdq_gather_base_wb_z_s64 (addr, 1016, p);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
-/* { dg-final { scan-assembler "vmsr\t P0, r\[0-9\]+.*$" } } */
/* { dg-final { scan-assembler "vpst" } } */
/* { dg-final { scan-assembler "vldrdt.u64\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-times "vldr.64" 1 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrdq_gather_base_wb_z_u64 (addr, 8, p);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
-/* { dg-final { scan-assembler "vmsr\t P0, r\[0-9\]+.*" } } */
/* { dg-final { scan-assembler "vpst" } } */
/* { dg-final { scan-assembler "vldrdt.u64\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-times "vldr.64" 1 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_f16 (base);
}
-/* { dg-final { scan-assembler "vldrh.f16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_s16 (base);
}
-/* { dg-final { scan-assembler "vldrh.s16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_s32 (base);
}
-/* { dg-final { scan-assembler "vldrh.s32" } } */
+/* { dg-final { scan-assembler-times "vldrh.s32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_u16 (base);
}
-/* { dg-final { scan-assembler "vldrh.u16" } } */
+/* { dg-final { scan-assembler-times "vldrh.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_u32 (base);
}
-/* { dg-final { scan-assembler "vldrh.u32" } } */
+/* { dg-final { scan-assembler-times "vldrh.u32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_z_f16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.f16" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_z_s16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.s16" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_z_s32 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.s32" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrht.s32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_z_u16 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.u16" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrht.16" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrhq_z_u32 (base, p);
}
-/* { dg-final { scan-assembler "vldrht.u32" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrht.u32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_f32 (base);
}
-/* { dg-final { scan-assembler "vldrw.f32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_f32 (addr, 8);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vldrw.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_s32 (addr, 8);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vldrw.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_u32 (addr, 8);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vldrw.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_z_f32 (addr, 8, p);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vmsr\t P0, r\[0-9\]+.*" } } */
/* { dg-final { scan-assembler "vpst" } } */
/* { dg-final { scan-assembler "vldrwt.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_z_s32 (addr, 8, p);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vmsr\t P0, r\[0-9\]+.*" } } */
/* { dg-final { scan-assembler "vpst" } } */
/* { dg-final { scan-assembler "vldrwt.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_gather_base_wb_z_u32 (addr, 8, p);
}
-/* { dg-final { scan-assembler "vldrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vldrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
/* { dg-final { scan-assembler "vmsr\t P0, r\[0-9\]+.*" } } */
/* { dg-final { scan-assembler "vpst" } } */
/* { dg-final { scan-assembler "vldrwt.u32\tq\[0-9\]+, \\\[q\[0-9\]+, #\[0-9\]+\\\]!" } } */
-/* { dg-final { scan-assembler "vstrb.8 q\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler "vstrw.32\tq\[0-9\]+, \\\[r\[0-9\]+\\\]" } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_s32 (base);
}
-/* { dg-final { scan-assembler "vldrw.s32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_u32 (base);
}
-/* { dg-final { scan-assembler "vldrw.u32" } } */
+/* { dg-final { scan-assembler-times "vldrw.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_z_f32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.f32" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_z_s32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.s32" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
return vldrwq_z_u32 (base, p);
}
-/* { dg-final { scan-assembler "vldrwt.u32" } } */
+/* { dg-final { scan-assembler-times "vpst" 1 } } */
+/* { dg-final { scan-assembler-times "vldrwt.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
/* { dg-add-options arm_v8_1m_mve_fp } */
-/* { dg-additional-options "-O0" } */
+/* { dg-additional-options "-O2" } */
#include "arm_mve.h"
fb = vuninitializedq_f32 ();
}
-/* { dg-final { scan-assembler-times "vstrb.8" 4 } } */
+/* { dg-final { scan-assembler-times "vstrh.16" 1 } } */
+/* { dg-final { scan-assembler-times "vstrw.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */
/* { dg-add-options arm_v8_1m_mve_fp } */
-/* { dg-additional-options "-O0" } */
+/* { dg-additional-options "-O2" } */
#include "arm_mve.h"
fb = vuninitializedq (fbb);
}
-/* { dg-final { scan-assembler-times "vstrb.8" 6 } } */
+/* { dg-final { scan-assembler-times "vstrh.16" 1 } } */
+/* { dg-final { scan-assembler-times "vstrw.32" 1 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
/* { dg-require-effective-target arm_v8_1m_mve_ok } */
/* { dg-add-options arm_v8_1m_mve } */
-/* { dg-additional-options "-O0" } */
+/* { dg-additional-options "-O2" } */
#include "arm_mve.h"
int8x16_t a;
ud = vuninitializedq_u64 ();
}
-/* { dg-final { scan-assembler-times "vstrb.8" 16 } } */
+/* { dg-final { scan-assembler-times "vstrb.8" 2 } } */
+/* { dg-final { scan-assembler-times "vstrh.16" 2 } } */
+/* { dg-final { scan-assembler-times "vstrw.32" 2 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
/* { dg-require-effective-target arm_v8_1m_mve_ok } */
/* { dg-add-options arm_v8_1m_mve } */
-/* { dg-additional-options "-O0" } */
+/* { dg-additional-options "-O2" } */
#include "arm_mve.h"
ud = vuninitializedq (udd);
}
-/* { dg-final { scan-assembler-times "vstrb.8" 24 } } */
+/* { dg-final { scan-assembler-times "vstrb.8" 2 } } */
+/* { dg-final { scan-assembler-times "vstrh.16" 2 } } */
+/* { dg-final { scan-assembler-times "vstrw.32" 2 } } */
+/* { dg-final { scan-assembler-times "vstr.64" 2 } } */
+/* { dg-final { scan-assembler-not "__ARM_undef" } } */
projects / platform / upstream / gcc.git / commitdiff