arm64: dts: imx8mm: add GPC node

Add the DT node for the GPC, including all the PGC power domains,
some of them are not fully functional yet, as they require interaction
with the blk-ctrls to properly power up/down the peripherals.

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>

diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
index 2f632e8..83185b7 100644 (file)
--- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
@@ -7,6 +7,8 @@
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/input/input.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/power/imx8mm-power.h>
+#include <dt-bindings/reset/imx8mq-reset.h>
 #include <dt-bindings/thermal/thermal.h>
 
 #include "imx8mm-pinfunc.h"
@@ -610,6 +612,111 @@
                                interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
                                #reset-cells = <1>;
                        };
+
+                       gpc: gpc@303a0000 {
+                               compatible = "fsl,imx8mm-gpc";
+                               reg = <0x303a0000 0x10000>;
+                               interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+                               interrupt-parent = <&gic>;
+                               interrupt-controller;
+                               #interrupt-cells = <3>;
+
+                               pgc {
+                                       #address-cells = <1>;
+                                       #size-cells = <0>;
+
+                                       pgc_hsiomix: power-domain@0 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_HSIOMIX>;
+                                               clocks = <&clk IMX8MM_CLK_USB_BUS>;
+                                               assigned-clocks = <&clk IMX8MM_CLK_USB_BUS>;
+                                               assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_500M>;
+                                       };
+
+                                       pgc_pcie: power-domain@1 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_PCIE>;
+                                               power-domains = <&pgc_hsiomix>;
+                                               clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>;
+                                       };
+
+                                       pgc_otg1: power-domain@2 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_OTG1>;
+                                               power-domains = <&pgc_hsiomix>;
+                                       };
+
+                                       pgc_otg2: power-domain@3 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_OTG2>;
+                                               power-domains = <&pgc_hsiomix>;
+                                       };
+
+                                       pgc_gpumix: power-domain@4 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_GPUMIX>;
+                                               clocks = <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
+                                                        <&clk IMX8MM_CLK_GPU_AHB>;
+                                               assigned-clocks = <&clk IMX8MM_CLK_GPU_AXI>,
+                                                                 <&clk IMX8MM_CLK_GPU_AHB>;
+                                               assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_800M>,
+                                                                        <&clk IMX8MM_SYS_PLL1_800M>;
+                                               assigned-clock-rates = <800000000>, <400000000>;
+                                       };
+
+                                       pgc_gpu: power-domain@5 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_GPU>;
+                                               clocks = <&clk IMX8MM_CLK_GPU_AHB>,
+                                                        <&clk IMX8MM_CLK_GPU_BUS_ROOT>,
+                                                        <&clk IMX8MM_CLK_GPU2D_ROOT>,
+                                                        <&clk IMX8MM_CLK_GPU3D_ROOT>;
+                                               resets = <&src IMX8MQ_RESET_GPU_RESET>;
+                                               power-domains = <&pgc_gpumix>;
+                                       };
+
+                                       pgc_vpumix: power-domain@6 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_VPUMIX>;
+                                               clocks = <&clk IMX8MM_CLK_VPU_DEC_ROOT>;
+                                               assigned-clocks = <&clk IMX8MM_CLK_VPU_BUS>;
+                                               assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_800M>;
+                                               resets = <&src IMX8MQ_RESET_VPU_RESET>;
+                                       };
+
+                                       pgc_vpu_g1: power-domain@7 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_VPUG1>;
+                                       };
+
+                                       pgc_vpu_g2: power-domain@8 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_VPUG2>;
+                                       };
+
+                                       pgc_vpu_h1: power-domain@9 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_VPUH1>;
+                                       };
+
+                                       pgc_dispmix: power-domain@10 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_DISPMIX>;
+                                               clocks = <&clk IMX8MM_CLK_DISP_APB_ROOT>,
+                                                        <&clk IMX8MM_CLK_DISP_AXI_ROOT>;
+                                               assigned-clocks = <&clk IMX8MM_CLK_DISP_AXI>,
+                                                                 <&clk IMX8MM_CLK_DISP_APB>;
+                                               assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_1000M>,
+                                                                        <&clk IMX8MM_SYS_PLL1_800M>;
+                                               assigned-clock-rates = <500000000>, <200000000>;
+                                       };
+
+                                       pgc_mipi: power-domain@11 {
+                                               #power-domain-cells = <0>;
+                                               reg = <IMX8MM_POWER_DOMAIN_MIPI>;
+                                       };
+                               };
+                       };
                };
 
                aips2: bus@30400000 {