ARM: fix 'vld1.8'->'vld1.32' typo in add_8888_8888 NEON fast path
authorSiarhei Siamashka <siarhei.siamashka@nokia.com>
Tue, 2 Nov 2010 20:53:55 +0000 (22:53 +0200)
committerSiarhei Siamashka <siarhei.siamashka@nokia.com>
Wed, 10 Nov 2010 15:25:26 +0000 (17:25 +0200)
This was mostly harmless and had no effect on little endian systems.
But wrong vector element size is at least inconsistent and also
can theoretically cause problems on big endian ARM systems.

pixman/pixman-arm-neon-asm.S

index e4db5cd..87b8045 100644 (file)
@@ -537,13 +537,13 @@ generate_composite_function \
 /******************************************************************************/
 
 .macro pixman_composite_add_8888_8888_process_pixblock_tail_head
-    vld1.     {d0, d1, d2, d3}, [SRC]!
+    vld1.32     {d0, d1, d2, d3}, [SRC]!
                                     PF add PF_X, PF_X, #8
                                     PF tst PF_CTL, #0xF
-    vld1.     {d4, d5, d6, d7}, [DST_R, :128]!
+    vld1.32     {d4, d5, d6, d7}, [DST_R, :128]!
                                     PF addne PF_X, PF_X, #8
                                     PF subne PF_CTL, PF_CTL, #1
-        vst1.     {d28, d29, d30, d31}, [DST_W, :128]!
+        vst1.32     {d28, d29, d30, d31}, [DST_W, :128]!
                                     PF cmp PF_X, ORIG_W
                                     PF pld, [PF_SRC, PF_X, lsl #src_bpp_shift]
                                     PF pld, [PF_DST, PF_X, lsl #dst_bpp_shift]