projects
/
platform
/
upstream
/
llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
1ceaffd
)
Fix incorect Register -> MCRegister conversion
author
Fangrui Song
<i@maskray.me>
Fri, 9 Oct 2020 04:38:17 +0000
(21:38 -0700)
committer
Fangrui Song
<i@maskray.me>
Fri, 9 Oct 2020 04:40:48 +0000
(21:40 -0700)
getReg returns a Register which may represent a virtual register.
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
patch
|
blob
|
history
diff --git
a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index
8f3aae3
..
287ee3b
100644
(file)
--- a/
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/
llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@
-93,7
+93,7
@@
bool TargetLowering::parametersInCSRMatch(const MachineRegisterInfo &MRI,
SDValue Value = OutVals[I];
if (Value->getOpcode() != ISD::CopyFromReg)
return false;
-
MC
Register ArgReg = cast<RegisterSDNode>(Value->getOperand(1))->getReg();
+ Register ArgReg = cast<RegisterSDNode>(Value->getOperand(1))->getReg();
if (MRI.getLiveInPhysReg(ArgReg) != Reg)
return false;
}