projects
/
platform
/
upstream
/
llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
6ca8569
)
[VE][NFC] Update rem.ll regression test
author
Kazushi (Jam) Marukawa
<marukawa@nec.com>
Fri, 6 Nov 2020 01:20:26 +0000
(10:20 +0900)
committer
Kazushi (Jam) Marukawa
<marukawa@nec.com>
Fri, 6 Nov 2020 01:44:29 +0000
(10:44 +0900)
`Replace ISD::SREM handling with KnownBits::srem to reduce code
duplication` (
bf04e34383b06f1b71819de7f34a1a1de2cdb6a4
) changed
the result of rem.ll regression test. So, updating it.
llvm/test/CodeGen/VE/Scalar/rem.ll
patch
|
blob
|
history
diff --git
a/llvm/test/CodeGen/VE/Scalar/rem.ll
b/llvm/test/CodeGen/VE/Scalar/rem.ll
index
d4e72ca
..
2fb6f18
100644
(file)
--- a/
llvm/test/CodeGen/VE/Scalar/rem.ll
+++ b/
llvm/test/CodeGen/VE/Scalar/rem.ll
@@
-252,7
+252,7
@@
define signext i32 @remi32li(i32 signext %a, i32 signext %b) {
; CHECK-NEXT: divs.w.sx %s0, 3, %s1
; CHECK-NEXT: muls.w.sx %s0, %s0, %s1
; CHECK-NEXT: subs.w.sx %s0, 3, %s0
-; CHECK-NEXT: adds.w.
s
x %s0, %s0, (0)1
+; CHECK-NEXT: adds.w.
z
x %s0, %s0, (0)1
; CHECK-NEXT: or %s11, 0, %s9
%r = srem i32 3, %b
ret i32 %r