projects
/
platform
/
kernel
/
opensbi.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ca7810a
)
lib: utils/timer: mtimer: add T-Head C9xx CLINT compatible
author
Icenowy Zheng
<uwu@icenowy.me>
Mon, 12 Dec 2022 08:22:38 +0000
(16:22 +0800)
committer
Anup Patel
<anup@brainfault.org>
Sat, 17 Dec 2022 05:31:06 +0000
(11:01 +0530)
As we already added the quirk for lacking mtime register to MTIMER
driver, add T-Head C9xx CLINT compatible to it and wire the quirk.
Signed-off-by: Icenowy Zheng <uwu@icenowy.me>
Reviewed-by: Anup Patel <anup@brainfault.org>
lib/utils/timer/fdt_timer_mtimer.c
patch
|
blob
|
history
diff --git
a/lib/utils/timer/fdt_timer_mtimer.c
b/lib/utils/timer/fdt_timer_mtimer.c
index
a0adc70
..
5244f98
100644
(file)
--- a/
lib/utils/timer/fdt_timer_mtimer.c
+++ b/
lib/utils/timer/fdt_timer_mtimer.c
@@
-124,9
+124,15
@@
static const struct timer_mtimer_quirks sifive_clint_quirks = {
.has_64bit_mmio = true,
};
+static const struct timer_mtimer_quirks thead_clint_quirks = {
+ .mtime_offset = CLINT_MTIMER_OFFSET,
+ .without_mtime = true,
+};
+
static const struct fdt_match timer_mtimer_match[] = {
{ .compatible = "riscv,clint0", .data = &sifive_clint_quirks },
{ .compatible = "sifive,clint0", .data = &sifive_clint_quirks },
+ { .compatible = "thead,c900-clint", .data = &thead_clint_quirks },
{ .compatible = "riscv,aclint-mtimer" },
{ },
};