coresight: trbe: Work around the ignored system register writes

TRBE implementations affected by Arm erratum #2064142 might fail to write
into certain system registers after the TRBE has been disabled. Under some
conditions after TRBE has been disabled, writes into certain TRBE registers
TRBLIMITR_EL1, TRBPTR_EL1, TRBBASER_EL1, TRBSR_EL1 and TRBTRG_EL1 will be
ignored and not be effected.

Work around this problem in the TRBE driver by executing TSB CSYNC and DSB
just after the trace collection has stopped and before performing a system
register write to one of the affected registers. This just updates the TRBE
driver as required.

Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will@kernel.org>
Cc: Mathieu Poirier <mathieu.poirier@linaro.org>
Cc: Suzuki Poulose <suzuki.poulose@arm.com>
Cc: coresight@lists.linaro.org
Cc: linux-doc@vger.kernel.org
Cc: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org
Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Signed-off-by: Anshuman Khandual <anshuman.khandual@arm.com>
Link: https://lore.kernel.org/r/1643120437-14352-6-git-send-email-anshuman.khandual@arm.com
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>

diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
index cbcd42decb2add4924f5b4801d388da90d65404c..93980bf31e2c0041a7e4daa0e959566823eee530 100644 (file)
--- a/arch/arm64/Kconfig
+++ b/arch/arm64/Kconfig
@@ -806,7 +806,7 @@ config ARM64_ERRATUM_2224489
 
 config ARM64_ERRATUM_2064142
        bool "Cortex-A510: 2064142: workaround TRBE register writes while disabled"
-       depends on COMPILE_TEST # Until the CoreSight TRBE driver changes are in
+       depends on CORESIGHT_TRBE
        default y
        help
          This option adds the workaround for ARM Cortex-A510 erratum 2064142.

diff --git a/drivers/hwtracing/coresight/coresight-trbe.c b/drivers/hwtracing/coresight/coresight-trbe.c
index 276862c07e32f3e2490a31012aaf6b0b07cec49e..4ef944971d8e01490809a52743a00854233d71a8 100644 (file)
--- a/drivers/hwtracing/coresight/coresight-trbe.c
+++ b/drivers/hwtracing/coresight/coresight-trbe.c
@@ -91,10 +91,12 @@ struct trbe_buf {
  */
 #define TRBE_WORKAROUND_OVERWRITE_FILL_MODE    0
 #define TRBE_WORKAROUND_WRITE_OUT_OF_RANGE     1
+#define TRBE_NEEDS_DRAIN_AFTER_DISABLE         2
 
 static int trbe_errata_cpucaps[] = {
        [TRBE_WORKAROUND_OVERWRITE_FILL_MODE] = ARM64_WORKAROUND_TRBE_OVERWRITE_FILL_MODE,
        [TRBE_WORKAROUND_WRITE_OUT_OF_RANGE] = ARM64_WORKAROUND_TRBE_WRITE_OUT_OF_RANGE,
+       [TRBE_NEEDS_DRAIN_AFTER_DISABLE] = ARM64_WORKAROUND_2064142,
        -1,             /* Sentinel, must be the last entry */
 };
 
@@ -167,6 +169,16 @@ static inline bool trbe_may_write_out_of_range(struct trbe_cpudata *cpudata)
        return trbe_has_erratum(cpudata, TRBE_WORKAROUND_WRITE_OUT_OF_RANGE);
 }
 
+static inline bool trbe_needs_drain_after_disable(struct trbe_cpudata *cpudata)
+{
+       /*
+        * Errata affected TRBE implementation will need TSB CSYNC and
+        * DSB in order to prevent subsequent writes into certain TRBE
+        * system registers from being ignored and not effected.
+        */
+       return trbe_has_erratum(cpudata, TRBE_NEEDS_DRAIN_AFTER_DISABLE);
+}
+
 static int trbe_alloc_node(struct perf_event *event)
 {
        if (event->cpu == -1)
@@ -174,30 +186,37 @@ static int trbe_alloc_node(struct perf_event *event)
        return cpu_to_node(event->cpu);
 }
 
-static void trbe_drain_buffer(void)
+static inline void trbe_drain_buffer(void)
 {
        tsb_csync();
        dsb(nsh);
 }
 
-static void trbe_drain_and_disable_local(void)
+static inline void set_trbe_disabled(struct trbe_cpudata *cpudata)
 {
        u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1);
 
-       trbe_drain_buffer();
-
        /*
         * Disable the TRBE without clearing LIMITPTR which
         * might be required for fetching the buffer limits.
         */
        trblimitr &= ~TRBLIMITR_ENABLE;
        write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1);
+
+       if (trbe_needs_drain_after_disable(cpudata))
+               trbe_drain_buffer();
        isb();
 }
 
-static void trbe_reset_local(void)
+static void trbe_drain_and_disable_local(struct trbe_cpudata *cpudata)
 {
-       trbe_drain_and_disable_local();
+       trbe_drain_buffer();
+       set_trbe_disabled(cpudata);
+}
+
+static void trbe_reset_local(struct trbe_cpudata *cpudata)
+{
+       trbe_drain_and_disable_local(cpudata);
        write_sysreg_s(0, SYS_TRBLIMITR_EL1);
        write_sysreg_s(0, SYS_TRBPTR_EL1);
        write_sysreg_s(0, SYS_TRBBASER_EL1);
@@ -234,7 +253,7 @@ static void trbe_stop_and_truncate_event(struct perf_output_handle *handle)
         * at event_stop(). So disable the TRBE here and leave
         * the update_buffer() to return a 0 size.
         */
-       trbe_drain_and_disable_local();
+       trbe_drain_and_disable_local(buf->cpudata);
        perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED);
        perf_aux_output_end(handle, 0);
        *this_cpu_ptr(buf->cpudata->drvdata->handle) = NULL;
@@ -579,8 +598,7 @@ static void trbe_enable_hw(struct trbe_buf *buf)
        WARN_ON(buf->trbe_hw_base < buf->trbe_base);
        WARN_ON(buf->trbe_write < buf->trbe_hw_base);
        WARN_ON(buf->trbe_write >= buf->trbe_limit);
-       set_trbe_disabled();
-       isb();
+       set_trbe_disabled(buf->cpudata);
        clr_trbe_status();
        set_trbe_base_pointer(buf->trbe_hw_base);
        set_trbe_write_pointer(buf->trbe_write);
@@ -775,7 +793,7 @@ static unsigned long arm_trbe_update_buffer(struct coresight_device *csdev,
         * the TRBE here will ensure that no IRQ could be generated when the perf
         * handle gets freed in etm_event_stop().
         */
-       trbe_drain_and_disable_local();
+       trbe_drain_and_disable_local(cpudata);
 
        /* Check if there is a pending interrupt and handle it here */
        status = read_sysreg_s(SYS_TRBSR_EL1);
@@ -986,7 +1004,7 @@ static int arm_trbe_disable(struct coresight_device *csdev)
        if (cpudata->mode != CS_MODE_PERF)
                return -EINVAL;
 
-       trbe_drain_and_disable_local();
+       trbe_drain_and_disable_local(cpudata);
        buf->cpudata = NULL;
        cpudata->buf = NULL;
        cpudata->mode = CS_MODE_DISABLED;
@@ -1028,7 +1046,7 @@ static int trbe_handle_overflow(struct perf_output_handle *handle)
                 * is able to detect this with a disconnected handle
                 * (handle->event = NULL).
                 */
-               trbe_drain_and_disable_local();
+               trbe_drain_and_disable_local(buf->cpudata);
                *this_cpu_ptr(buf->cpudata->drvdata->handle) = NULL;
                return -EINVAL;
        }
@@ -1062,6 +1080,7 @@ static irqreturn_t arm_trbe_irq_handler(int irq, void *dev)
 {
        struct perf_output_handle **handle_ptr = dev;
        struct perf_output_handle *handle = *handle_ptr;
+       struct trbe_buf *buf = etm_perf_sink_config(handle);
        enum trbe_fault_action act;
        u64 status;
        bool truncated = false;
@@ -1082,7 +1101,7 @@ static irqreturn_t arm_trbe_irq_handler(int irq, void *dev)
         * Ensure the trace is visible to the CPUs and
         * any external aborts have been resolved.
         */
-       trbe_drain_and_disable_local();
+       trbe_drain_and_disable_local(buf->cpudata);
        clr_trbe_irq();
        isb();
 
@@ -1167,8 +1186,9 @@ static const struct attribute_group *arm_trbe_groups[] = {
 static void arm_trbe_enable_cpu(void *info)
 {
        struct trbe_drvdata *drvdata = info;
+       struct trbe_cpudata *cpudata = this_cpu_ptr(drvdata->cpudata);
 
-       trbe_reset_local();
+       trbe_reset_local(cpudata);
        enable_percpu_irq(drvdata->irq, IRQ_TYPE_NONE);
 }
 
@@ -1276,7 +1296,7 @@ static void arm_trbe_remove_coresight_cpu(void *info)
        struct coresight_device *trbe_csdev = coresight_get_percpu_sink(cpu);
 
        disable_percpu_irq(drvdata->irq);
-       trbe_reset_local();
+       trbe_reset_local(cpudata);
        if (trbe_csdev) {
                coresight_unregister(trbe_csdev);
                cpudata->drvdata = NULL;
@@ -1349,8 +1369,10 @@ static int arm_trbe_cpu_teardown(unsigned int cpu, struct hlist_node *node)
        struct trbe_drvdata *drvdata = hlist_entry_safe(node, struct trbe_drvdata, hotplug_node);
 
        if (cpumask_test_cpu(cpu, &drvdata->supported_cpus)) {
+               struct trbe_cpudata *cpudata = per_cpu_ptr(drvdata->cpudata, cpu);
+
                disable_percpu_irq(drvdata->irq);
-               trbe_reset_local();
+               trbe_reset_local(cpudata);
        }
        return 0;
 }

diff --git a/drivers/hwtracing/coresight/coresight-trbe.h b/drivers/hwtracing/coresight/coresight-trbe.h
index abf3e36082f0d2355311435d783986b638525977..30e4d7db4f8e12e2142852efa9d1a3c5978adc9c 100644 (file)
--- a/drivers/hwtracing/coresight/coresight-trbe.h
+++ b/drivers/hwtracing/coresight/coresight-trbe.h
@@ -91,14 +91,6 @@ static inline bool is_trbe_running(u64 trbsr)
 #define TRBE_FILL_MODE_WRAP            1
 #define TRBE_FILL_MODE_CIRCULAR_BUFFER 3
 
-static inline void set_trbe_disabled(void)
-{
-       u64 trblimitr = read_sysreg_s(SYS_TRBLIMITR_EL1);
-
-       trblimitr &= ~TRBLIMITR_ENABLE;
-       write_sysreg_s(trblimitr, SYS_TRBLIMITR_EL1);
-}
-
 static inline bool get_trbe_flag_update(u64 trbidr)
 {
        return trbidr & TRBIDR_FLAG;