docs/isl: remove empty headings

Reviewed-by: Eric Engestrom <eric@igalia.com>
Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/19461>

diff --git a/docs/isl/tiling.rst b/docs/isl/tiling.rst
index 6a70bf3..976a993 100644 (file)
--- a/docs/isl/tiling.rst
+++ b/docs/isl/tiling.rst
@@ -135,7 +135,6 @@ X-tiling as being an 8x8 cache line grid where the cache lines are arranged
 X-major as follows:
 
 ===== ===== ===== ===== ===== ===== ===== =====
-===== ===== ===== ===== ===== ===== ===== =====
 0x000 0x040 0x080 0x0c0 0x100 0x140 0x180 0x1c0
 0x200 0x240 0x280 0x2c0 0x300 0x340 0x380 0x3c0
 0x400 0x440 0x480 0x4c0 0x500 0x540 0x580 0x5c0
@@ -172,7 +171,6 @@ The Y-tiling format, also available since gen4, is substantially different from
 X-tiling and performs much better in practice.  Each Y-tile is an 8x8 grid of cache lines arranged Y-major as follows:
 
 ===== ===== ===== ===== ===== ===== ===== =====
-===== ===== ===== ===== ===== ===== ===== =====
 0x000 0x200 0x400 0x600 0x800 0xa00 0xc00 0xe00
 0x040 0x240 0x440 0x640 0x840 0xa40 0xc40 0xe40
 0x080 0x280 0x480 0x680 0x880 0xa80 0xc80 0xe80
@@ -186,7 +184,6 @@ X-tiling and performs much better in practice.  Each Y-tile is an 8x8 grid of ca
 Each 64B cache line within the tile is laid out as 4 rows of 16B each:
 
 ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ====
-==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ====
 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f
 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f
 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f
@@ -217,7 +214,6 @@ Y-major grid of cache lines.  The bytes within each cache line are arranged as
 follows:
 
 ==== ==== ==== ==== ==== ==== ==== ====
-==== ==== ==== ==== ==== ==== ==== ====
 0x00 0x01 0x04 0x05 0x10 0x11 0x14 0x15
 0x02 0x03 0x06 0x07 0x12 0x13 0x16 0x17
 0x08 0x09 0x0c 0x0d 0x18 0x19 0x1c 0x1d
@@ -254,7 +250,6 @@ internal shuffling.  Each tile4 tile is an 8x8 grid of cache lines arranged
 as follows:
 
 ===== ===== ===== ===== ===== ===== ===== =====
-===== ===== ===== ===== ===== ===== ===== =====
 0x000 0x040 0x080 0x0a0 0x200 0x240 0x280 0x2a0
 0x100 0x140 0x180 0x1a0 0x300 0x340 0x380 0x3a0
 0x400 0x440 0x480 0x4a0 0x600 0x640 0x680 0x6a0
@@ -269,7 +264,6 @@ Each 64B cache line within the tile is laid out the same way as for a Y-tile,
 as 4 rows of 16B each:
 
 ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ====
-==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ==== ====
 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f
 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f
 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f