projects
/
platform
/
upstream
/
Vulkan-LoaderAndValidationLayers.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9e61c0d
)
intel: set tiling before exporting
author
Chia-I Wu
<olvaffe@gmail.com>
Thu, 18 Sep 2014 08:11:36 +0000
(16:11 +0800)
committer
Chia-I Wu
<olvaffe@gmail.com>
Thu, 18 Sep 2014 08:19:19 +0000
(16:19 +0800)
The remote gets the tiling of the bo from DRM_IOCTL_I915_GEM_GET_TILING.
icd/intel/kmd/winsys_drm.c
patch
|
blob
|
history
diff --git
a/icd/intel/kmd/winsys_drm.c
b/icd/intel/kmd/winsys_drm.c
index ba022b96652e767bf9c3f8a6f53209a3aeeb190b..8e9f2850937df01ffcfd5cab75cb05da94bc8a6f 100644
(file)
--- a/
icd/intel/kmd/winsys_drm.c
+++ b/
icd/intel/kmd/winsys_drm.c
@@
-336,9
+336,12
@@
intel_winsys_export_handle(struct intel_winsys *winsys,
break;
case INTEL_WINSYS_HANDLE_FD:
{
+ uint32_t real_tiling = tiling;
int fd;
- err = drm_intel_bo_gem_export_to_prime(gem_bo(bo), &fd);
+ err = drm_intel_bo_set_tiling(gem_bo(bo), &real_tiling, pitch);
+ if (!err)
+ err = drm_intel_bo_gem_export_to_prime(gem_bo(bo), &fd);
if (!err)
handle->handle = fd;
}