projects
/
platform
/
kernel
/
linux-exynos.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
84f6bbc
)
ARM: dts: exynos5420: add async-bridge clocks to gsc power domain
author
Andrzej Hajda
<a.hajda@samsung.com>
Thu, 5 Feb 2015 09:33:33 +0000
(10:33 +0100)
committer
Marek Szyprowski
<m.szyprowski@samsung.com>
Mon, 13 Apr 2015 10:44:02 +0000
(12:44 +0200)
Both GSCALER IPs in gsc power domain have async-bridges (to FIMD and MIXER),
therefore their clocks should be enabled during power domain switch.
Signed-off-by: Andrzej Hajda <a.hajda@samsung.com>
arch/arm/boot/dts/exynos5420.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/exynos5420.dtsi
b/arch/arm/boot/dts/exynos5420.dtsi
index 55e38877350f4afc4d7a1cb85f8285495f47be43..4eaeabe32e43a6cf1b6578a5cdb680586ddb231a 100644
(file)
--- a/
arch/arm/boot/dts/exynos5420.dtsi
+++ b/
arch/arm/boot/dts/exynos5420.dtsi
@@
-251,6
+251,8
@@
compatible = "samsung,exynos4210-pd";
reg = <0x10044000 0x20>;
#power-domain-cells = <0>;
+ clocks = <&clock CLK_GSCL0>, <&clock CLK_GSCL1>;
+ clock-names = "asb0", "asb1";
};
isp_pd: power-domain@10044020 {