RDMA/mlx5: Don't keep umrable 'page_shift' in cache entries
authorAharon Landau <aharonl@nvidia.com>
Wed, 25 Jan 2023 22:28:02 +0000 (00:28 +0200)
committerJason Gunthorpe <jgg@nvidia.com>
Fri, 27 Jan 2023 17:04:09 +0000 (13:04 -0400)
mkc.log_page_size can be changed using UMR. Therefore, don't treat it as a
cache entry property.

Removing it from struct mlx5_cache_ent.

All cache mkeys will be created with default PAGE_SHIFT, and updated with
the needed page_shift using UMR when passing them to a user.

Link: https://lore.kernel.org/r/20230125222807.6921-2-michaelgur@nvidia.com
Signed-off-by: Aharon Landau <aharonl@nvidia.com>
Signed-off-by: Jason Gunthorpe <jgg@nvidia.com>
drivers/infiniband/hw/mlx5/mlx5_ib.h
drivers/infiniband/hw/mlx5/mr.c
drivers/infiniband/hw/mlx5/odp.c

index 8b91bab..8d985f7 100644 (file)
@@ -739,7 +739,6 @@ struct mlx5_cache_ent {
        char                    name[4];
        u32                     order;
        u32                     access_mode;
-       u32                     page;
        unsigned int            ndescs;
 
        u8 disabled:1;
index 053fe94..356c99d 100644 (file)
@@ -297,7 +297,7 @@ static void set_cache_mkc(struct mlx5_cache_ent *ent, void *mkc)
 
        MLX5_SET(mkc, mkc, translations_octword_size,
                 get_mkc_octo_size(ent->access_mode, ent->ndescs));
-       MLX5_SET(mkc, mkc, log_page_size, ent->page);
+       MLX5_SET(mkc, mkc, log_page_size, PAGE_SHIFT);
 }
 
 /* Asynchronously schedule new MRs to be populated in the cache. */
@@ -765,7 +765,6 @@ int mlx5_mkey_cache_init(struct mlx5_ib_dev *dev)
                if (ent->order > mkey_cache_max_order(dev))
                        continue;
 
-               ent->page = PAGE_SHIFT;
                ent->ndescs = 1 << ent->order;
                ent->access_mode = MLX5_MKC_ACCESS_MODE_MTT;
                if ((dev->mdev->profile.mask & MLX5_PROF_MASK_MR_CACHE) &&
index e6e021a..8a78580 100644 (file)
@@ -1594,14 +1594,12 @@ void mlx5_odp_init_mkey_cache_entry(struct mlx5_cache_ent *ent)
 
        switch (ent->order - 2) {
        case MLX5_IMR_MTT_CACHE_ENTRY:
-               ent->page = PAGE_SHIFT;
                ent->ndescs = MLX5_IMR_MTT_ENTRIES;
                ent->access_mode = MLX5_MKC_ACCESS_MODE_MTT;
                ent->limit = 0;
                break;
 
        case MLX5_IMR_KSM_CACHE_ENTRY:
-               ent->page = MLX5_KSM_PAGE_SHIFT;
                ent->ndescs = mlx5_imr_ksm_entries;
                ent->access_mode = MLX5_MKC_ACCESS_MODE_KSM;
                ent->limit = 0;