projects
/
platform
/
kernel
/
linux-exynos.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3a95221
)
ARM: dts: sun6i: Add mmc3 pins for 8 bit emmc
author
Chen-Yu Tsai
<wens@csie.org>
Thu, 21 Jan 2016 05:26:35 +0000
(13:26 +0800)
committer
Maxime Ripard
<maxime.ripard@free-electrons.com>
Sun, 24 Jan 2016 23:01:21 +0000
(
00:01
+0100)
mmc2 and mmc3 are available on the same pins, with different mux values.
However, only mmc3 supports 8 bit DDR transfer modes.
Since preference for mmc3 over mmc2 is due to DDR transfer modes, just
set the drive strength to 40mA, which is needed for DDR.
This pinmux setting also includes the hardware reset pin for emmc.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
arch/arm/boot/dts/sun6i-a31.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/sun6i-a31.dtsi
b/arch/arm/boot/dts/sun6i-a31.dtsi
index
b6ad785
..
1867af2
100644
(file)
--- a/
arch/arm/boot/dts/sun6i-a31.dtsi
+++ b/
arch/arm/boot/dts/sun6i-a31.dtsi
@@
-709,6
+709,16
@@
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
+ mmc3_8bit_emmc_pins: mmc3@1 {
+ allwinner,pins = "PC6", "PC7", "PC8", "PC9",
+ "PC10", "PC11", "PC12",
+ "PC13", "PC14", "PC15",
+ "PC24";
+ allwinner,function = "mmc3";
+ allwinner,drive = <SUN4I_PINCTRL_40_MA>;
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+ };
+
gmac_pins_mii_a: gmac_mii@0 {
allwinner,pins = "PA0", "PA1", "PA2", "PA3",
"PA8", "PA9", "PA11",