drm: Add DT bindings documentation for ARC PGU display controller
authorAlexey Brodkin <abrodkin@synopsys.com>
Fri, 19 Feb 2016 12:35:52 +0000 (15:35 +0300)
committerAlexey Brodkin <abrodkin@synopsys.com>
Tue, 26 Apr 2016 15:26:45 +0000 (18:26 +0300)
This add DT bindings documentation for ARC PGU display controller.

Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
Cc: Pawel Moll <pawel.moll@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Ian Campbell <ijc+devicetree@hellion.org.uk>
Cc: Kumar Gala <galak@codeaurora.org>
Cc: devicetree@vger.kernel.org
Cc: linux-snps-arc@lists.infradead.org
Acked-by: Rob Herring <robh@kernel.org>
Documentation/devicetree/bindings/display/snps,arcpgu.txt [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/display/snps,arcpgu.txt b/Documentation/devicetree/bindings/display/snps,arcpgu.txt
new file mode 100644 (file)
index 0000000..c5c7dfd
--- /dev/null
@@ -0,0 +1,35 @@
+ARC PGU
+
+This is a display controller found on several development boards produced
+by Synopsys. The ARC PGU is an RGB streamer that reads the data from a
+framebuffer and sends it to a single digital encoder (usually HDMI).
+
+Required properties:
+  - compatible: "snps,arcpgu"
+  - reg: Physical base address and length of the controller's registers.
+  - clocks: A list of phandle + clock-specifier pairs, one for each
+    entry in 'clock-names'.
+  - clock-names: A list of clock names. For ARC PGU it should contain:
+      - "pxlclk" for the clock feeding the output PLL of the controller.
+
+Required sub-nodes:
+  - port: The PGU connection to an encoder chip.
+
+Example:
+
+/ {
+       ...
+
+       pgu@XXXXXXXX {
+               compatible = "snps,arcpgu";
+               reg = <0xXXXXXXXX 0x400>;
+               clocks = <&clock_node>;
+               clock-names = "pxlclk";
+
+               port {
+                       pgu_output: endpoint {
+                               remote-endpoint = <&hdmi_enc_input>;
+                       };
+               };
+       };
+};