projects
/
platform
/
upstream
/
mesa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
80157a2
)
winsys/amdgpu: fix ADDR_REGISTER_VALUE::backendDisables
author
Marek Olšák
<marek.olsak@amd.com>
Thu, 26 Jan 2017 01:16:18 +0000
(
02:16
+0100)
committer
Marek Olšák
<marek.olsak@amd.com>
Mon, 30 Jan 2017 12:27:14 +0000
(13:27 +0100)
This would be a fix if the value was used anywhere.
Reviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>
src/gallium/winsys/amdgpu/drm/amdgpu_surface.c
patch
|
blob
|
history
diff --git
a/src/gallium/winsys/amdgpu/drm/amdgpu_surface.c
b/src/gallium/winsys/amdgpu/drm/amdgpu_surface.c
index
08989b5
..
abe2b2a
100644
(file)
--- a/
src/gallium/winsys/amdgpu/drm/amdgpu_surface.c
+++ b/
src/gallium/winsys/amdgpu/drm/amdgpu_surface.c
@@
-111,7
+111,7
@@
ADDR_HANDLE amdgpu_addr_create(struct amdgpu_winsys *ws)
regValue.gbAddrConfig = ws->amdinfo.gb_addr_cfg;
regValue.noOfRanks = (ws->amdinfo.mc_arb_ramcfg & 0x4) >> 2;
- regValue.backendDisables = ws->amdinfo.
backend_disable[0]
;
+ regValue.backendDisables = ws->amdinfo.
enabled_rb_pipes_mask
;
regValue.pTileConfig = ws->amdinfo.gb_tile_mode;
regValue.noOfEntries = ARRAY_SIZE(ws->amdinfo.gb_tile_mode);
if (ws->info.chip_class == SI) {