arm64: dts: fsl: ls1028a: Add PCI IERC node and ENETC endpoints

The LS1028A SoC features a PCI Integrated Endpoint Root Complex
(IERC) defining several integrated PCI devices, including the ENETC
ethernet controller integrated endpoints (IEPs). The IERC implements
ECAM (Enhanced Configuration Access Mechanism) to provide access
to the PCIe config space of the IEPs. This means the the IEPs
(including ENETC) do not support the standard PCIe BARs, instead
the Enhanced Allocation (EA) capability structures in the ECAM space
are used to fix the base addresses in the system, and the PCI
subsystem uses these structures for device enumeration and discovery.
The "ranges" entries contain basic information from these EA capabily
structures required by the kernel for device enumeration.

The current patch also enables the first 2 ENETC PFs (Physiscal
Functions) and the associated VFs (Virtual Functions), 2 VFs for
each PF.  Each of these ENETC PFs has an external ethernet port
on the LS1028A SoC.

Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com>
Signed-off-by: Claudiu Manoil <claudiu.manoil@nxp.com>
Signed-off-by: David S. Miller <davem@davemloft.net>

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
index a8cf92af05fbcdd29e8fee09d16153e8a411d21f..2896bbcfa3bb8d1a5d85e927a7fd18e5f4a91fb5 100644 (file)
--- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi
@@ -335,5 +335,40 @@
                                     <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,
                                     <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
                };
+
+               pcie@1f0000000 { /* Integrated Endpoint Root Complex */
+                       compatible = "pci-host-ecam-generic";
+                       reg = <0x01 0xf0000000 0x0 0x100000>;
+                       #address-cells = <3>;
+                       #size-cells = <2>;
+                       #interrupt-cells = <1>;
+                       msi-parent = <&its>;
+                       device_type = "pci";
+                       bus-range = <0x0 0x0>;
+                       dma-coherent;
+                       msi-map = <0 &its 0x17 0xe>;
+                       iommu-map = <0 &smmu 0x17 0xe>;
+                                 /* PF0-6 BAR0 - non-prefetchable memory */
+                       ranges = <0x82000000 0x0 0x00000000  0x1 0xf8000000  0x0 0x160000
+                                 /* PF0-6 BAR2 - prefetchable memory */
+                                 0xc2000000 0x0 0x00000000  0x1 0xf8160000  0x0 0x070000
+                                 /* PF0: VF0-1 BAR0 - non-prefetchable memory */
+                                 0x82000000 0x0 0x00000000  0x1 0xf81d0000  0x0 0x020000
+                                 /* PF0: VF0-1 BAR2 - prefetchable memory */
+                                 0xc2000000 0x0 0x00000000  0x1 0xf81f0000  0x0 0x020000
+                                 /* PF1: VF0-1 BAR0 - non-prefetchable memory */
+                                 0x82000000 0x0 0x00000000  0x1 0xf8210000  0x0 0x020000
+                                 /* PF1: VF0-1 BAR2 - prefetchable memory */
+                                 0xc2000000 0x0 0x00000000  0x1 0xf8230000  0x0 0x020000>;
+
+                       enetc_port0: ethernet@0,0 {
+                               compatible = "fsl,enetc";
+                               reg = <0x000000 0 0 0 0>;
+                       };
+                       enetc_port1: ethernet@0,1 {
+                               compatible = "fsl,enetc";
+                               reg = <0x000100 0 0 0 0>;
+                       };
+               };
        };
 };