projects
/
platform
/
upstream
/
llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5237262
)
Roll otherwise unused subexpressions into an assertion
author
David Blaikie
<dblaikie@gmail.com>
Thu, 26 Mar 2020 18:32:15 +0000
(11:32 -0700)
committer
David Blaikie
<dblaikie@gmail.com>
Thu, 26 Mar 2020 18:32:33 +0000
(11:32 -0700)
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
patch
|
blob
|
history
diff --git
a/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
b/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
index
01fd848
..
0f67af9
100644
(file)
--- a/
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
+++ b/
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
@@
-2243,12
+2243,8
@@
bool AMDGPULegalizerInfo::legalizeFFloor(MachineInstr &MI,
bool AMDGPULegalizerInfo::legalizeBuildVector(
MachineInstr &MI, MachineRegisterInfo &MRI, MachineIRBuilder &B) const {
Register Dst = MI.getOperand(0).getReg();
- LLT DstTy = MRI.getType(Dst);
const LLT S32 = LLT::scalar(32);
- const LLT V2S16 = LLT::vector(2, 16);
- (void)DstTy;
- (void)V2S16;
- assert(DstTy == V2S16);
+ assert(MRI.getType(Dst) == LLT::vector(2, 16));
Register Src0 = MI.getOperand(1).getReg();
Register Src1 = MI.getOperand(2).getReg();