dt-bindings: soc: fsl: qe: document new fsl,qe-snums binding

Reading table 4-30, and its footnotes, of the QUICC Engine Block
Reference Manual shows that the set of snum _values_ is not
necessarily just a function of the _number_ of snums, as given in the
fsl,qe-num-snums property.

As an alternative, to make it easier to add support for other variants
of the QUICC engine IP, this introduces a new binding fsl,qe-snums,
which automatically encodes both the number of snums and the actual
values to use.

Signed-off-by: Rasmus Villemoes <rasmus.villemoes@prevas.dk>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Li Yang <leoyang.li@nxp.com>

diff --git a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt
index d7afaff5faffb8c3e5d0bf6393984ddb3fa78af8..05ec2a838c54b58ce84aee5f7129e002339781ef 100644 (file)
--- a/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt
+++ b/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe.txt
@@ -18,7 +18,8 @@ Required properties:
 - reg : offset and length of the device registers.
 - bus-frequency : the clock frequency for QUICC Engine.
 - fsl,qe-num-riscs: define how many RISC engines the QE has.
-- fsl,qe-num-snums: define how many serial number(SNUM) the QE can use for the
+- fsl,qe-snums: This property has to be specified as '/bits/ 8' value,
+  defining the array of serial number (SNUM) values for the virtual
   threads.
 
 Optional properties:
@@ -34,6 +35,11 @@ Recommended properties
 - brg-frequency : the internal clock source frequency for baud-rate
   generators in Hz.
 
+Deprecated properties
+- fsl,qe-num-snums: define how many serial number(SNUM) the QE can use
+  for the threads. Use fsl,qe-snums instead to not only specify the
+  number of snums, but also their values.
+
 Example:
      qe@e0100000 {
        #address-cells = <1>;
@@ -44,6 +50,11 @@ Example:
        reg = <e0100000 480>;
        brg-frequency = <0>;
        bus-frequency = <179A7B00>;
+       fsl,qe-snums = /bits/ 8 <
+               0x04 0x05 0x0C 0x0D 0x14 0x15 0x1C 0x1D
+               0x24 0x25 0x2C 0x2D 0x34 0x35 0x88 0x89
+               0x98 0x99 0xA8 0xA9 0xB8 0xB9 0xC8 0xC9
+               0xD8 0xD9 0xE8 0xE9>;
      }
 
 * Multi-User RAM (MURAM)