arm64: dts: freescale: imx8-ss-lsio: Fix #pwm-cells

[ Upstream commit d863a2f4f47560d71447650822857fc3d2aea715 ]

i.MX8QM/QXP supports inverted PWM output, thus #pwm-cells needs to be set
to 3.

Fixes: 23fa99b205ea ("arm64: dts: freescale: imx8-ss-lsio: add support for lsio_pwm0-3")
Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Reviewed-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
index 7b8bbf5..133f2b1 100644 (file)
--- a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
@@ -36,7 +36,7 @@ lsio_subsys: bus@5d000000 {
                         <&pwm0_lpcg 1>;
                assigned-clocks = <&clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER>;
                assigned-clock-rates = <24000000>;
-               #pwm-cells = <2>;
+               #pwm-cells = <3>;
                interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
                status = "disabled";
        };
@@ -49,7 +49,7 @@ lsio_subsys: bus@5d000000 {
                         <&pwm1_lpcg 1>;
                assigned-clocks = <&clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER>;
                assigned-clock-rates = <24000000>;
-               #pwm-cells = <2>;
+               #pwm-cells = <3>;
                interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
                status = "disabled";
        };
@@ -62,7 +62,7 @@ lsio_subsys: bus@5d000000 {
                         <&pwm2_lpcg 1>;
                assigned-clocks = <&clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER>;
                assigned-clock-rates = <24000000>;
-               #pwm-cells = <2>;
+               #pwm-cells = <3>;
                interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
                status = "disabled";
        };
@@ -75,7 +75,7 @@ lsio_subsys: bus@5d000000 {
                         <&pwm3_lpcg 1>;
                assigned-clocks = <&clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER>;
                assigned-clock-rates = <24000000>;
-               #pwm-cells = <2>;
+               #pwm-cells = <3>;
                interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
                status = "disabled";
        };