projects
/
platform
/
upstream
/
coreclr.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
2012d9e
)
Change the position of unassignPhysReg()
author
sjsujinkim
<sjsujin.kim@samsung.com>
Mon, 21 Aug 2017 01:57:23 +0000
(10:57 +0900)
committer
sjsujinkim
<sjsujin.kim@samsung.com>
Mon, 21 Aug 2017 01:57:23 +0000
(10:57 +0900)
src/jit/lsra.cpp
patch
|
blob
|
history
diff --git
a/src/jit/lsra.cpp
b/src/jit/lsra.cpp
index
e2d79a9
..
67e3658
100644
(file)
--- a/
src/jit/lsra.cpp
+++ b/
src/jit/lsra.cpp
@@
-5681,8
+5681,8
@@
regNumber LinearScan::tryAllocateFreeReg(Interval* currentInterval, RefPosition*
{
if (isAssigned(availablePhysRegInterval ARM_ARG(currentInterval->registerType)))
{
- unassignPhysReg(availablePhysRegInterval ARM_ARG(currentInterval->registerType));
intervalToUnassign = availablePhysRegInterval->assignedInterval;
+ unassignPhysReg(availablePhysRegInterval ARM_ARG(currentInterval->registerType));
if ((bestScore & VALUE_AVAILABLE) != 0 && intervalToUnassign != nullptr)
{