drivers: misc: Add Support for TMR Inject IP
authorAppana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Fri, 25 Nov 2022 05:41:13 +0000 (11:11 +0530)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Fri, 20 Jan 2023 12:10:15 +0000 (13:10 +0100)
The Triple Modular Redundancy(TMR) provides functional fault injection by
changing selected MicroBlaze instructions, which provides the possibility
to verify that the TMR subsystem error detection and fault recovery logic
is working properly.

Usage:
echo 1 > /sys/kernel/debug/xtmr_inject/inject_fault/inject_fault

Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
Link: https://lore.kernel.org/r/20221125054113.122833-5-appana.durga.kedareswara.rao@amd.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
MAINTAINERS
drivers/misc/Kconfig
drivers/misc/Makefile
drivers/misc/xilinx_tmr_inject.c [new file with mode: 0644]

index 1b1c0f7..b86232e 100644 (file)
@@ -13625,6 +13625,12 @@ F:     Documentation/ABI/testing/sysfs-driver-xilinx-tmr-manager
 F:     Documentation/devicetree/bindings/misc/xlnx,tmr-manager.yaml
 F:     drivers/misc/xilinx_tmr_manager.c
 
+MICROBLAZE TMR INJECT
+M:     Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
+S:     Supported
+F:     Documentation/devicetree/bindings/misc/xlnx,tmr-inject.yaml
+F:     drivers/misc/xilinx_tmr_inject.c
+
 MICROCHIP AT91 DMA DRIVERS
 M:     Ludovic Desroches <ludovic.desroches@microchip.com>
 M:     Tudor Ambarus <tudor.ambarus@linaro.org>
index 3afaf0b..6a514fb 100644 (file)
@@ -528,6 +528,16 @@ config TMR_MANAGER
 
          Say N here unless you know what you are doing.
 
+config TMR_INJECT
+       tristate "Select TMR Inject"
+       depends on TMR_MANAGER && FAULT_INJECTION_DEBUG_FS
+       help
+         This option enables the driver developed for TMR Inject.
+         The Triple Modular Redundancy(TMR) Inject provides
+         fault injection.
+
+         Say N here unless you know what you are doing.
+
 source "drivers/misc/c2port/Kconfig"
 source "drivers/misc/eeprom/Kconfig"
 source "drivers/misc/cb710/Kconfig"
index d619123..172e207 100644 (file)
@@ -65,3 +65,4 @@ obj-$(CONFIG_OPEN_DICE)               += open-dice.o
 obj-$(CONFIG_GP_PCI1XXXX)      += mchp_pci1xxxx/
 obj-$(CONFIG_VCPU_STALL_DETECTOR)      += vcpu_stall_detector.o
 obj-$(CONFIG_TMR_MANAGER)      += xilinx_tmr_manager.o
+obj-$(CONFIG_TMR_INJECT)       += xilinx_tmr_inject.o
diff --git a/drivers/misc/xilinx_tmr_inject.c b/drivers/misc/xilinx_tmr_inject.c
new file mode 100644 (file)
index 0000000..d96f6d7
--- /dev/null
@@ -0,0 +1,171 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Driver for Xilinx TMR Inject IP.
+ *
+ * Copyright (C) 2022 Advanced Micro Devices, Inc.
+ *
+ * Description:
+ * This driver is developed for TMR Inject IP,The Triple Modular Redundancy(TMR)
+ * Inject provides fault injection.
+ */
+
+#include <asm/xilinx_mb_manager.h>
+#include <linux/module.h>
+#include <linux/of_device.h>
+#include <linux/fault-inject.h>
+
+/* TMR Inject Register offsets */
+#define XTMR_INJECT_CR_OFFSET          0x0
+#define XTMR_INJECT_AIR_OFFSET         0x4
+#define XTMR_INJECT_IIR_OFFSET         0xC
+#define XTMR_INJECT_EAIR_OFFSET                0x10
+#define XTMR_INJECT_ERR_OFFSET         0x204
+
+/* Register Bitmasks/shifts */
+#define XTMR_INJECT_CR_CPUID_SHIFT     8
+#define XTMR_INJECT_CR_IE_SHIFT                10
+#define XTMR_INJECT_IIR_ADDR_MASK      GENMASK(31, 16)
+
+#define XTMR_INJECT_MAGIC_MAX_VAL      255
+
+/**
+ * struct xtmr_inject_dev - Driver data for TMR Inject
+ * @regs: device physical base address
+ * @magic: Magic hardware configuration value
+ */
+struct xtmr_inject_dev {
+       void __iomem *regs;
+       u32 magic;
+};
+
+static DECLARE_FAULT_ATTR(inject_fault);
+static char *inject_request;
+module_param(inject_request, charp, 0);
+MODULE_PARM_DESC(inject_request, "default fault injection attributes");
+static struct dentry *dbgfs_root;
+
+/* IO accessors */
+static inline void xtmr_inject_write(struct xtmr_inject_dev *xtmr_inject,
+                                    u32 addr, u32 value)
+{
+       iowrite32(value, xtmr_inject->regs + addr);
+}
+
+static inline u32 xtmr_inject_read(struct xtmr_inject_dev *xtmr_inject,
+                                  u32 addr)
+{
+       return ioread32(xtmr_inject->regs + addr);
+}
+
+static int xtmr_inject_set(void *data, u64 val)
+{
+       if (val != 1)
+               return -EINVAL;
+
+       xmb_inject_err();
+       return 0;
+}
+DEFINE_DEBUGFS_ATTRIBUTE(xtmr_inject_fops, NULL, xtmr_inject_set, "%llu\n");
+
+static void xtmr_init_debugfs(struct xtmr_inject_dev *xtmr_inject)
+{
+       struct dentry *dir;
+
+       dbgfs_root = debugfs_create_dir("xtmr_inject", NULL);
+       dir = fault_create_debugfs_attr("inject_fault", dbgfs_root,
+                                       &inject_fault);
+       debugfs_create_file("inject_fault", 0200, dir, NULL,
+                           &xtmr_inject_fops);
+}
+
+static void xtmr_inject_init(struct xtmr_inject_dev *xtmr_inject)
+{
+       u32 cr_val;
+
+       if (inject_request)
+               setup_fault_attr(&inject_fault, inject_request);
+       /* Allow fault injection */
+       cr_val = xtmr_inject->magic |
+                (1 << XTMR_INJECT_CR_IE_SHIFT) |
+                (1 << XTMR_INJECT_CR_CPUID_SHIFT);
+       xtmr_inject_write(xtmr_inject, XTMR_INJECT_CR_OFFSET,
+                         cr_val);
+       /* Initialize the address inject and instruction inject registers */
+       xtmr_inject_write(xtmr_inject, XTMR_INJECT_AIR_OFFSET,
+                         XMB_INJECT_ERR_OFFSET);
+       xtmr_inject_write(xtmr_inject, XTMR_INJECT_IIR_OFFSET,
+                         XMB_INJECT_ERR_OFFSET & XTMR_INJECT_IIR_ADDR_MASK);
+}
+
+/**
+ * xtmr_inject_probe - Driver probe function
+ * @pdev: Pointer to the platform_device structure
+ *
+ * This is the driver probe routine. It does all the memory
+ * allocation for the device.
+ *
+ * Return: 0 on success and failure value on error
+ */
+static int xtmr_inject_probe(struct platform_device *pdev)
+{
+       struct xtmr_inject_dev *xtmr_inject;
+       int err;
+
+       xtmr_inject = devm_kzalloc(&pdev->dev, sizeof(*xtmr_inject),
+                                  GFP_KERNEL);
+       if (!xtmr_inject)
+               return -ENOMEM;
+
+       xtmr_inject->regs = devm_platform_ioremap_resource(pdev, 0);
+       if (IS_ERR(xtmr_inject->regs))
+               return PTR_ERR(xtmr_inject->regs);
+
+       err = of_property_read_u32(pdev->dev.of_node, "xlnx,magic",
+                                  &xtmr_inject->magic);
+       if (err < 0) {
+               dev_err(&pdev->dev, "unable to read xlnx,magic property");
+               return err;
+       }
+
+       if (xtmr_inject->magic > XTMR_INJECT_MAGIC_MAX_VAL) {
+               dev_err(&pdev->dev, "invalid xlnx,magic property value");
+               return -EINVAL;
+       }
+
+       /* Initialize TMR Inject */
+       xtmr_inject_init(xtmr_inject);
+
+       xtmr_init_debugfs(xtmr_inject);
+
+       platform_set_drvdata(pdev, xtmr_inject);
+
+       return 0;
+}
+
+static int xtmr_inject_remove(struct platform_device *pdev)
+{
+       debugfs_remove_recursive(dbgfs_root);
+       dbgfs_root = NULL;
+       return 0;
+}
+
+static const struct of_device_id xtmr_inject_of_match[] = {
+       {
+               .compatible = "xlnx,tmr-inject-1.0",
+       },
+       { /* end of table */ }
+};
+MODULE_DEVICE_TABLE(of, xtmr_inject_of_match);
+
+static struct platform_driver xtmr_inject_driver = {
+       .driver = {
+               .name = "xilinx-tmr_inject",
+               .of_match_table = xtmr_inject_of_match,
+       },
+       .probe = xtmr_inject_probe,
+       .remove = xtmr_inject_remove,
+};
+module_platform_driver(xtmr_inject_driver);
+MODULE_AUTHOR("Advanced Micro Devices, Inc");
+MODULE_DESCRIPTION("Xilinx TMR Inject Driver");
+MODULE_LICENSE("GPL");