projects / platform / kernel / u-boot.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7c480ba)
global: Migrate CONFIG_SH_ETHER_PHY_MODE to CFG
authorTom Rini <trini@konsulko.com>
Sun, 4 Dec 2022 15:13:51 +0000 (10:13 -0500)
committerTom Rini <trini@konsulko.com>
Fri, 23 Dec 2022 15:15:12 +0000 (10:15 -0500)
Perform a simple rename of CONFIG_SH_ETHER_PHY_MODE to CFG_SH_ETHER_PHY_MODE

Signed-off-by: Tom Rini <trini@konsulko.com>
include/configs/alt.h patch | blob | history
include/configs/condor.h patch | blob | history
include/configs/gose.h patch | blob | history
include/configs/grpeach.h patch | blob | history
include/configs/koelsch.h patch | blob | history
include/configs/lager.h patch | blob | history
include/configs/porter.h patch | blob | history
include/configs/silk.h patch | blob | history
include/configs/stout.h patch | blob | history

diff --git a/include/configs/alt.h b/include/configs/alt.h
index 06ab5ce669b9255a40a48f31c1ea4d11576cd45e..53c31562a5d0b2baebdf32026543b1464fa29d9b 100644 (file)
--- a/include/configs/alt.h
+++ b/include/configs/alt.h
@@ -23,7 +23,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/condor.h b/include/configs/condor.h
index 43b88f1272134982967b502043d1748642856e9b..2c9817cf02c57369d4781d30bfce76e19012618f 100644 (file)
--- a/include/configs/condor.h
+++ b/include/configs/condor.h
@@ -16,7 +16,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/gose.h b/include/configs/gose.h
index 5184db41061f19798a098829d6c2dc4ada0c8da0..ed7dd70dd964065a1d4cd6dbefdfe90a8828d1f9 100644 (file)
--- a/include/configs/gose.h
+++ b/include/configs/gose.h
@@ -22,7 +22,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/grpeach.h b/include/configs/grpeach.h
index 8ba9b73672c814a36b8a4a87b96da5986525784a..6a11aa61f0fb11de84918d3ef729c027b25fba37 100644 (file)
--- a/include/configs/grpeach.h
+++ b/include/configs/grpeach.h
@@ -19,7 +19,7 @@
 /* Network interface */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/koelsch.h b/include/configs/koelsch.h
index 2910336def6cd3b2e0b5def662d53ffca87c7ff1..31d0795f07fb01d0f59ed1b0906514155539d326 100644 (file)
--- a/include/configs/koelsch.h
+++ b/include/configs/koelsch.h
@@ -22,7 +22,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/lager.h b/include/configs/lager.h
index 815239a73bd4c346a39f8df083aae43a2846bd1e..991fc9020ee0fad29a47919ca28daed7b1d4c95e 100644 (file)
--- a/include/configs/lager.h
+++ b/include/configs/lager.h
@@ -23,7 +23,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/porter.h b/include/configs/porter.h
index f732aeb47b564db91a21fb16baff83a521b1d302..1587c5c5397cc9722fc9bd67a34dcf05adbf056e 100644 (file)
--- a/include/configs/porter.h
+++ b/include/configs/porter.h
@@ -24,7 +24,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/silk.h b/include/configs/silk.h
index 005eed154947e8baceeba372778aa697d8907820..21100c46b1cb2c2525fdfac3ca5a4a86d245705a 100644 (file)
--- a/include/configs/silk.h
+++ b/include/configs/silk.h
@@ -24,7 +24,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
diff --git a/include/configs/stout.h b/include/configs/stout.h
index cf90e4d46457b1351f7587c57dfdf62431b64002..51f4420ed6fae8d83bc3da409d6f74da8d4b0730 100644 (file)
--- a/include/configs/stout.h
+++ b/include/configs/stout.h
@@ -28,7 +28,7 @@
 /* SH Ether */
 #define CONFIG_SH_ETHER_USE_PORT       0
 #define CFG_SH_ETHER_PHY_ADDR  0x1
-#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
+#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
 #define CFG_SH_ETHER_CACHE_WRITEBACK
 #define CFG_SH_ETHER_CACHE_INVALIDATE
 #define CFG_SH_ETHER_ALIGNE_SIZE       64
Domain: System / Kernel;