projects
/
platform
/
upstream
/
llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
52f3fac
)
[AMDGPU] Simplify some generation checks. NFC.
author
Jay Foad
<jay.foad@amd.com>
Tue, 1 Dec 2020 10:15:22 +0000
(10:15 +0000)
committer
Jay Foad
<jay.foad@amd.com>
Tue, 1 Dec 2020 10:15:32 +0000
(10:15 +0000)
llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
patch
|
blob
|
history
diff --git
a/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
b/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
index
b8b747e
..
d1e5fe5
100644
(file)
--- a/
llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+++ b/
llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
@@
-4866,7
+4866,7
@@
bool AMDGPUAsmParser::subtargetHasRegister(const MCRegisterInfo &MRI,
case AMDGPU::SRC_PRIVATE_BASE:
case AMDGPU::SRC_PRIVATE_LIMIT:
case AMDGPU::SRC_POPS_EXITING_WAVE_ID:
- return
!isCI() && !isSI() && !isVI
();
+ return
isGFX9Plus
();
case AMDGPU::TBA:
case AMDGPU::TBA_LO:
case AMDGPU::TBA_HI:
@@
-4877,7
+4877,7
@@
bool AMDGPUAsmParser::subtargetHasRegister(const MCRegisterInfo &MRI,
case AMDGPU::XNACK_MASK:
case AMDGPU::XNACK_MASK_LO:
case AMDGPU::XNACK_MASK_HI:
- return
!isCI() && !isSI() && !isGFX10Plus(
) && hasXNACK();
+ return
(isVI() || isGFX9()
) && hasXNACK();
case AMDGPU::SGPR_NULL:
return isGFX10Plus();
default: