soundwire: intel: add debugfs register dump

Add debugfs file to dump the Intel SoundWire registers

Credits: this patch is based on an earlier internal contribution by
Vinod Koul, Sanyog Kale, Shreyas Nc and Hardik Shah.

Reviewed-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Acked-by: Sanyog Kale <sanyog.r.kale@intel.com>
Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Link: https://lore.kernel.org/r/20190821185821.12690-4-pierre-louis.bossart@linux.intel.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>

diff --git a/drivers/soundwire/intel.c b/drivers/soundwire/intel.c
index cad378f..8501418 100644 (file)
--- a/drivers/soundwire/intel.c
+++ b/drivers/soundwire/intel.c
@@ -6,6 +6,7 @@
  */
 
 #include <linux/acpi.h>
+#include <linux/debugfs.h>
 #include <linux/delay.h>
 #include <linux/module.h>
 #include <linux/interrupt.h>
@@ -16,6 +17,7 @@
 #include <linux/soundwire/sdw.h>
 #include <linux/soundwire/sdw_intel.h>
 #include "cadence_master.h"
+#include "bus.h"
 #include "intel.h"
 
 /* Intel SHIM Registers Definition */
@@ -83,6 +85,7 @@
 
 /* Intel ALH Register definitions */
 #define SDW_ALH_STRMZCFG(x)            (0x000 + (0x4 * (x)))
+#define SDW_ALH_NUM_STREAMS            64
 
 #define SDW_ALH_STRMZCFG_DMAT_VAL      0x3
 #define SDW_ALH_STRMZCFG_DMAT          GENMASK(7, 0)
@@ -98,6 +101,9 @@ struct sdw_intel {
        struct sdw_cdns cdns;
        int instance;
        struct sdw_intel_link_res *res;
+#ifdef CONFIG_DEBUG_FS
+       struct dentry *debugfs;
+#endif
 };
 
 #define cdns_to_intel(_cdns) container_of(_cdns, struct sdw_intel, cdns)
@@ -162,6 +168,118 @@ static int intel_set_bit(void __iomem *base, int offset, u32 value, u32 mask)
 }
 
 /*
+ * debugfs
+ */
+#ifdef CONFIG_DEBUG_FS
+
+#define RD_BUF (2 * PAGE_SIZE)
+
+static ssize_t intel_sprintf(void __iomem *mem, bool l,
+                            char *buf, size_t pos, unsigned int reg)
+{
+       int value;
+
+       if (l)
+               value = intel_readl(mem, reg);
+       else
+               value = intel_readw(mem, reg);
+
+       return scnprintf(buf + pos, RD_BUF - pos, "%4x\t%4x\n", reg, value);
+}
+
+static int intel_reg_show(struct seq_file *s_file, void *data)
+{
+       struct sdw_intel *sdw = s_file->private;
+       void __iomem *s = sdw->res->shim;
+       void __iomem *a = sdw->res->alh;
+       char *buf;
+       ssize_t ret;
+       int i, j;
+       unsigned int links, reg;
+
+       buf = kzalloc(RD_BUF, GFP_KERNEL);
+       if (!buf)
+               return -ENOMEM;
+
+       links = intel_readl(s, SDW_SHIM_LCAP) & GENMASK(2, 0);
+
+       ret = scnprintf(buf, RD_BUF, "Register  Value\n");
+       ret += scnprintf(buf + ret, RD_BUF - ret, "\nShim\n");
+
+       for (i = 0; i < links; i++) {
+               reg = SDW_SHIM_LCAP + i * 4;
+               ret += intel_sprintf(s, true, buf, ret, reg);
+       }
+
+       for (i = 0; i < links; i++) {
+               ret += scnprintf(buf + ret, RD_BUF - ret, "\nLink%d\n", i);
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTLSCAP(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTLS0CM(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTLS1CM(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTLS2CM(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTLS3CM(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_PCMSCAP(i));
+
+               ret += scnprintf(buf + ret, RD_BUF - ret, "\n PCMSyCH registers\n");
+
+               /*
+                * the value 10 is the number of PDIs. We will need a
+                * cleanup to remove hard-coded Intel configurations
+                * from cadence_master.c
+                */
+               for (j = 0; j < 10; j++) {
+                       ret += intel_sprintf(s, false, buf, ret,
+                                       SDW_SHIM_PCMSYCHM(i, j));
+                       ret += intel_sprintf(s, false, buf, ret,
+                                       SDW_SHIM_PCMSYCHC(i, j));
+               }
+               ret += scnprintf(buf + ret, RD_BUF - ret, "\n PDMSCAP, IOCTL, CTMCTL\n");
+
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_PDMSCAP(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_IOCTL(i));
+               ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_CTMCTL(i));
+       }
+
+       ret += scnprintf(buf + ret, RD_BUF - ret, "\nWake registers\n");
+       ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_WAKEEN);
+       ret += intel_sprintf(s, false, buf, ret, SDW_SHIM_WAKESTS);
+
+       ret += scnprintf(buf + ret, RD_BUF - ret, "\nALH STRMzCFG\n");
+       for (i = 0; i < SDW_ALH_NUM_STREAMS; i++)
+               ret += intel_sprintf(a, true, buf, ret, SDW_ALH_STRMZCFG(i));
+
+       seq_printf(s_file, "%s", buf);
+       kfree(buf);
+
+       return 0;
+}
+DEFINE_SHOW_ATTRIBUTE(intel_reg);
+
+static void intel_debugfs_init(struct sdw_intel *sdw)
+{
+       struct dentry *root = sdw->cdns.bus.debugfs;
+
+       if (!root)
+               return;
+
+       sdw->debugfs = debugfs_create_dir("intel-sdw", root);
+
+       debugfs_create_file("intel-registers", 0400, sdw->debugfs, sdw,
+                           &intel_reg_fops);
+
+       sdw_cdns_debugfs_init(&sdw->cdns, sdw->debugfs);
+}
+
+static void intel_debugfs_exit(struct sdw_intel *sdw)
+{
+       debugfs_remove_recursive(sdw->debugfs);
+}
+#else
+static void intel_debugfs_init(struct sdw_intel *sdw) {}
+static void intel_debugfs_exit(struct sdw_intel *sdw) {}
+#endif /* CONFIG_DEBUG_FS */
+
+/*
  * shim ops
  */
 
@@ -935,6 +1053,8 @@ static int intel_probe(struct platform_device *pdev)
                goto err_dai;
        }
 
+       intel_debugfs_init(sdw);
+
        return 0;
 
 err_dai:
@@ -951,6 +1071,7 @@ static int intel_remove(struct platform_device *pdev)
 
        sdw = platform_get_drvdata(pdev);
 
+       intel_debugfs_exit(sdw);
        free_irq(sdw->res->irq, sdw);
        snd_soc_unregister_component(sdw->cdns.dev);
        sdw_delete_bus_master(&sdw->cdns.bus);