arm64: tegra: Fix {clock,reset}-names ordering

It's very difficult to describe string lists that can be in arbitrary
order using the json-schema based validation tooling. Since the OS is
not going to care either way, take the easy way out and reorder these
entries to match the order defined in the bindings.

Signed-off-by: Thierry Reding <treding@nvidia.com>

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 9024117..d8d6173 100644 (file)
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -799,15 +799,15 @@
                         <0x02000000 0 0x50100000 0x0 0x50100000 0 0x07f00000>, /* non-prefetchable memory (127 MiB) */
                         <0x42000000 0 0x58000000 0x0 0x58000000 0 0x28000000>; /* prefetchable memory (640 MiB) */
 
-               clocks = <&bpmp TEGRA186_CLK_AFI>,
-                        <&bpmp TEGRA186_CLK_PCIE>,
+               clocks = <&bpmp TEGRA186_CLK_PCIE>,
+                        <&bpmp TEGRA186_CLK_AFI>,
                         <&bpmp TEGRA186_CLK_PLLE>;
-               clock-names = "afi", "pex", "pll_e";
+               clock-names = "pex", "afi", "pll_e";
 
-               resets = <&bpmp TEGRA186_RESET_AFI>,
-                        <&bpmp TEGRA186_RESET_PCIE>,
+               resets = <&bpmp TEGRA186_RESET_PCIE>,
+                        <&bpmp TEGRA186_RESET_AFI>,
                         <&bpmp TEGRA186_RESET_PCIEXCLK>;
-               reset-names = "afi", "pex", "pcie_x";
+               reset-names = "pex", "afi", "pcie_x";
 
                interconnects = <&mc TEGRA186_MEMORY_CLIENT_AFIR &emc>,
                                <&mc TEGRA186_MEMORY_CLIENT_AFIW &emc>;