projects
/
platform
/
upstream
/
coreclr.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
52e9490
)
[RyuJIT/ARM32] Set carry bit: neg operation
author
Hyeongseok Oh
<hseok82.oh@samsung.com>
Fri, 18 Aug 2017 02:50:27 +0000
(11:50 +0900)
committer
Hyeongseok Oh
<hseok82.oh@samsung.com>
Fri, 18 Aug 2017 02:50:27 +0000
(11:50 +0900)
Set carry bit when we generate ARM32 code for neg operation.
src/jit/codegenarm.cpp
patch
|
blob
|
history
diff --git
a/src/jit/codegenarm.cpp
b/src/jit/codegenarm.cpp
index
8c28267
..
26c6854
100644
(file)
--- a/
src/jit/codegenarm.cpp
+++ b/
src/jit/codegenarm.cpp
@@
-823,7
+823,7
@@
void CodeGen::genCodeForNegNot(GenTree* tree)
}
else
{
- getEmitter()->emitIns_R_R_I(ins, emitTypeSize(tree), targetReg, operandReg, 0);
+ getEmitter()->emitIns_R_R_I(ins, emitTypeSize(tree), targetReg, operandReg, 0
, INS_FLAGS_SET
);
}
genProduceReg(tree);