bus: fsl-mc: make sure MC firmware is up and running

Some bootloaders might pause the MC firmware before starting the
kernel to ensure that MC will not cause faults as soon as SMMU
probes due to no configuration being in place for the firmware.
Make sure that MC is resumed at probe time as its SMMU setup should
be done by now.
Also included, a comment fix on how PL and BMT bits are packed in
the StreamID.

Signed-off-by: Laurentiu Tudor <laurentiu.tudor@nxp.com>
Link: https://lore.kernel.org/r/20201105153050.19662-2-laurentiu.tudor@nxp.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

diff --git a/drivers/bus/fsl-mc/fsl-mc-bus.c b/drivers/bus/fsl-mc/fsl-mc-bus.c
index 806766b..b8e6acd 100644 (file)
--- a/drivers/bus/fsl-mc/fsl-mc-bus.c
+++ b/drivers/bus/fsl-mc/fsl-mc-bus.c
@@ -60,6 +60,9 @@ struct fsl_mc_addr_translation_range {
        phys_addr_t start_phys_addr;
 };
 
+#define FSL_MC_GCR1    0x0
+#define GCR1_P1_STOP   BIT(31)
+
 #define FSL_MC_FAPR    0x28
 #define MC_FAPR_PL     BIT(18)
 #define MC_FAPR_BMT    BIT(17)
@@ -973,21 +976,36 @@ static int fsl_mc_bus_probe(struct platform_device *pdev)
                        return PTR_ERR(mc->fsl_mc_regs);
        }
 
-       if (mc->fsl_mc_regs && IS_ENABLED(CONFIG_ACPI) &&
-           !dev_of_node(&pdev->dev)) {
-               mc_stream_id = readl(mc->fsl_mc_regs + FSL_MC_FAPR);
+       if (mc->fsl_mc_regs) {
                /*
-                * HW ORs the PL and BMT bit, places the result in bit 15 of
-                * the StreamID and ORs in the ICID. Calculate it accordingly.
+                * Some bootloaders pause the MC firmware before booting the
+                * kernel so that MC will not cause faults as soon as the
+                * SMMU probes due to the fact that there's no configuration
+                * in place for MC.
+                * At this point MC should have all its SMMU setup done so make
+                * sure it is resumed.
                 */
-               mc_stream_id = (mc_stream_id & 0xffff) |
+               writel(readl(mc->fsl_mc_regs + FSL_MC_GCR1) & (~GCR1_P1_STOP),
+                      mc->fsl_mc_regs + FSL_MC_GCR1);
+
+               if (IS_ENABLED(CONFIG_ACPI) && !dev_of_node(&pdev->dev)) {
+                       mc_stream_id = readl(mc->fsl_mc_regs + FSL_MC_FAPR);
+                       /*
+                        * HW ORs the PL and BMT bit, places the result in bit
+                        * 14 of the StreamID and ORs in the ICID. Calculate it
+                        * accordingly.
+                        */
+                       mc_stream_id = (mc_stream_id & 0xffff) |
                                ((mc_stream_id & (MC_FAPR_PL | MC_FAPR_BMT)) ?
-                                       0x4000 : 0);
-               error = acpi_dma_configure_id(&pdev->dev, DEV_DMA_COHERENT,
-                                             &mc_stream_id);
-               if (error)
-                       dev_warn(&pdev->dev, "failed to configure dma: %d.\n",
-                                error);
+                                       BIT(14) : 0);
+                       error = acpi_dma_configure_id(&pdev->dev,
+                                                     DEV_DMA_COHERENT,
+                                                     &mc_stream_id);
+                       if (error)
+                               dev_warn(&pdev->dev,
+                                        "failed to configure dma: %d.\n",
+                                        error);
+               }
        }
 
        /*