arm: socfpga: Add onchip RAM size macro
authorLey Foon Tan <ley.foon.tan@intel.com>
Fri, 6 Mar 2020 08:55:18 +0000 (16:55 +0800)
committerMarek Vasut <marex@denx.de>
Tue, 31 Mar 2020 00:52:38 +0000 (02:52 +0200)
Add OCRAM size macro for Gen5 and Arria 10.

Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
arch/arm/mach-socfpga/include/mach/base_addr_a10.h
arch/arm/mach-socfpga/include/mach/base_addr_ac5.h

index 929c413..b947cc0 100644 (file)
@@ -47,4 +47,6 @@
 #define SOCFPGA_SDR_FIREWALL_L3_ADDRESS                0xffd13400
 #define SOCFPGA_NOC_FW_H2F_SCR_OFST            0xffd13500
 
+#define SOCFPGA_PHYS_OCRAM_SIZE                        0x40000
+
 #endif /* _SOCFPGA_A10_BASE_HARDWARE_H_ */
index 2725e9f..da966fb 100644 (file)
@@ -59,4 +59,6 @@
 #define SOCFPGA_DMANONSECURE_ADDRESS   0xffe00000
 #define SOCFPGA_DMASECURE_ADDRESS      0xffe01000
 
+#define SOCFPGA_PHYS_OCRAM_SIZE                0x10000
+
 #endif /* _SOCFPGA_BASE_ADDRS_H_ */