projects
/
platform
/
upstream
/
llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
eecaeb6
)
[PowerPC] Require FPCVT for store fptoi combination
author
Qiu Chaofan
<qiucofan@cn.ibm.com>
Mon, 5 Jun 2023 06:25:04 +0000
(14:25 +0800)
committer
Qiu Chaofan
<qiucofan@cn.ibm.com>
Mon, 5 Jun 2023 06:26:32 +0000
(14:26 +0800)
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
patch
|
blob
|
history
diff --git
a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
index
5f7c010
..
985cc3d
100644
(file)
--- a/
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
+++ b/
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
@@
-15515,10
+15515,9
@@
SDValue PPCTargetLowering::PerformDAGCombine(SDNode *N,
EVT Op1VT = N->getOperand(1).getValueType();
unsigned Opcode = N->getOperand(1).getOpcode();
- bool NeedsFPCVT = Opcode == ISD::FP_TO_UINT && Op1VT == MVT::i64;
if ((Opcode == ISD::FP_TO_SINT || Opcode == ISD::FP_TO_UINT) &&
-
(!NeedsFPCVT || Subtarget.hasFPCVT()
)) {
+
Subtarget.hasFPCVT(
)) {
SDValue Val= combineStoreFPToInt(N, DCI);
if (Val)
return Val;