ARM: dts: add GSBI8 defines to the MSM8660 family

This defines the memory location and interrupt used by the GSBI8
I2C adapter on the MSM8660 SoCs. We add it as "disabled" by
default so that boards using this I2C can enable it.

Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Acked-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Andy Gross <andy.gross@linaro.org>

diff --git a/arch/arm/boot/dts/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom-msm8660.dtsi
index f5631e8..1b5d31b 100644 (file)
--- a/arch/arm/boot/dts/qcom-msm8660.dtsi
+++ b/arch/arm/boot/dts/qcom-msm8660.dtsi
@@ -123,6 +123,31 @@
                        reg = <0x900000 0x4000>;
                };
 
+
+               gsbi8: gsbi@19800000 {
+                       compatible = "qcom,gsbi-v1.0.0";
+                       cell-index = <12>;
+                       reg = <0x19800000 0x100>;
+                       clocks = <&gcc GSBI8_H_CLK>;
+                       clock-names = "iface";
+                       #address-cells = <1>;
+                       #size-cells = <1>;
+                       ranges;
+
+                       syscon-tcsr = <&tcsr>;
+
+                       gsbi8_i2c: i2c@19880000 {
+                               compatible = "qcom,i2c-qup-v1.1.1";
+                               reg = <0x19880000 0x1000>;
+                               interrupts = <GIC_SPI 161 IRQ_TYPE_NONE>;
+                               clocks = <&gcc GSBI8_QUP_CLK>, <&gcc GSBI8_H_CLK>;
+                               clock-names = "core", "iface";
+                               #address-cells = <1>;
+                               #size-cells = <0>;
+                               status = "disabled";
+                       };
+               };
+
                gsbi12: gsbi@19c00000 {
                        compatible = "qcom,gsbi-v1.0.0";
                        cell-index = <12>;