projects
/
platform
/
kernel
/
linux-starfive.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3cb6a27
)
arm64: dts: qcom: sc7280: Fixup cpufreq domain info for cpu7
author
Sibi Sankar
<sibis@codeaurora.org>
Tue, 20 Jul 2021 17:09:13 +0000
(22:39 +0530)
committer
Bjorn Andersson
<bjorn.andersson@linaro.org>
Tue, 20 Jul 2021 17:21:41 +0000
(12:21 -0500)
The SC7280 SoC supports a 4-Silver/3-Gold/1-Gold+ configuration and hence
the cpu7 node should point to cpufreq domain 2 instead.
Fixes:
7dbd121a2c58
("arm64: dts: qcom: sc7280: Add cpufreq hw node")
Signed-off-by: Sibi Sankar <sibis@codeaurora.org>
Link:
https://lore.kernel.org/r/1626800953-613-1-git-send-email-sibis@codeaurora.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
arch/arm64/boot/dts/qcom/sc7280.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm64/boot/dts/qcom/sc7280.dtsi
b/arch/arm64/boot/dts/qcom/sc7280.dtsi
index
a8c274a
..
188c576
100644
(file)
--- a/
arch/arm64/boot/dts/qcom/sc7280.dtsi
+++ b/
arch/arm64/boot/dts/qcom/sc7280.dtsi
@@
-200,7
+200,7
@@
&BIG_CPU_SLEEP_1
&CLUSTER_SLEEP_0>;
next-level-cache = <&L2_700>;
- qcom,freq-domain = <&cpufreq_hw
1
>;
+ qcom,freq-domain = <&cpufreq_hw
2
>;
#cooling-cells = <2>;
L2_700: l2-cache {
compatible = "cache";