arm: spear: fix enabling of SSP2 clock
authorQuentin Schulz <quentin.schulz@bootlin.com>
Fri, 31 Aug 2018 14:28:31 +0000 (16:28 +0200)
committerTom Rini <trini@konsulko.com>
Wed, 26 Sep 2018 01:49:18 +0000 (21:49 -0400)
The SSP2 clock is at bit 6 in the register, so the value is 0x40 unlike
the current 0x70 which enables the clock of UART2, SSP1 and SSP2.

Signed-off-by: Quentin Schulz <quentin.schulz@bootlin.com>
Acked-by: Stefan Roese <sr@denx.de>
arch/arm/include/asm/arch-spear/spr_misc.h

index 01b4b2b..0171119 100644 (file)
@@ -151,7 +151,7 @@ struct misc_regs {
 #define MISC_GPT2ENB                   0x00000800
 #define MISC_FSMCENB                   0x00000200
 #define MISC_I2CENB                    0x00000080
-#define MISC_SSP2ENB                   0x00000070
+#define MISC_SSP2ENB                   0x00000040
 #define MISC_SSP1ENB                   0x00000020
 #define MISC_UART0ENB                  0x00000008