projects / platform / kernel / linux-starfive.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: dd8ecc0)
arm64: dts: renesas: hihope-rev4: Add a comment explaining switch SW2404
authorLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Thu, 5 Nov 2020 12:11:27 +0000 (12:11 +0000)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 10 Nov 2020 08:29:47 +0000 (09:29 +0100)
Switch SW2404 should be at position 1 so that the clock output from
CS2000 is connected to AUDIO_CLKB_A.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Chris Paterson <Chris.Paterson2@renesas.com>
Link: https://lore.kernel.org/r/20201105121127.11830-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
arch/arm64/boot/dts/renesas/hihope-rev4.dtsi patch | blob | history

diff --git a/arch/arm64/boot/dts/renesas/hihope-rev4.dtsi b/arch/arm64/boot/dts/renesas/hihope-rev4.dtsi
index 3046c07..929f4a1 100644 (file)
--- a/arch/arm64/boot/dts/renesas/hihope-rev4.dtsi
+++ b/arch/arm64/boot/dts/renesas/hihope-rev4.dtsi
@@ -91,7 +91,11 @@
        #clock-cells = <1>;
        clock-frequency = <12288000 11289600>;
 
-       /* update <audio_clk_b> to <cs2000> */
+       /*
+        * Update <audio_clk_b> to <cs2000>
+        * Switch SW2404 should be at position 1 so that clock from
+        * CS2000 is connected to AUDIO_CLKB_A
+        */
        clocks = <&cpg CPG_MOD 1005>,
                 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
                 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
Domain: System / Kernel;