projects / platform / upstream / openblas.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bd06b24)
optimized dtrsm_logic_LT_16x4_power8.S and dtrsm_macros_LT_16x4_power8.S
authorWerner Saar <wernsaar@googlemail.com>
Mon, 23 May 2016 09:20:41 +0000 (11:20 +0200)
committerWerner Saar <wernsaar@googlemail.com>
Mon, 23 May 2016 09:20:41 +0000 (11:20 +0200)
kernel/power/dtrsm_logic_LT_16x4_power8.S patch | blob | history
kernel/power/dtrsm_macros_LT_16x4_power8.S patch | blob | history

diff --git a/kernel/power/dtrsm_logic_LT_16x4_power8.S b/kernel/power/dtrsm_logic_LT_16x4_power8.S
index 540a640..04f5fdd 100644 (file)
--- a/kernel/power/dtrsm_logic_LT_16x4_power8.S
+++ b/kernel/power/dtrsm_logic_LT_16x4_power8.S
@@ -54,29 +54,26 @@ DSTRM_LT_L4x16_LOOP_START:
 
        addic.          L,      KK,     0
        ble-            DSTRM_LT_L4x16_SAVE
+       mtctr           L
 
 DSTRM_LT_L4x16_LOOP:
 
        dcbt            AO,     PRE
        dcbt            BO,     PRE
        KERNEL_16x4
-       addic.          L,      L,      -1
-       ble-            DSTRM_LT_L4x16_SAVE
+       bdz-            DSTRM_LT_L4x16_SAVE
 
        dcbt            AO,     PRE
        KERNEL_16x4
-       addic.          L,      L,      -1
-       ble-            DSTRM_LT_L4x16_SAVE
+       bdz-            DSTRM_LT_L4x16_SAVE
 
        dcbt            AO,     PRE
        KERNEL_16x4
-       addic.          L,      L,      -1
-       ble-            DSTRM_LT_L4x16_SAVE
+       bdz-            DSTRM_LT_L4x16_SAVE
 
        dcbt            AO,     PRE
        KERNEL_16x4
-       addic.          L,      L,      -1
-       bgt+            DSTRM_LT_L4x16_LOOP
+       bdnz+           DSTRM_LT_L4x16_LOOP
 
 
 DSTRM_LT_L4x16_SAVE:
diff --git a/kernel/power/dtrsm_macros_LT_16x4_power8.S b/kernel/power/dtrsm_macros_LT_16x4_power8.S
index 14e8402..dc47daa 100644 (file)
--- a/kernel/power/dtrsm_macros_LT_16x4_power8.S
+++ b/kernel/power/dtrsm_macros_LT_16x4_power8.S
@@ -44,10 +44,17 @@
 
 
        lxvd2x          vs0,    o0,     AO
+
+       lxvdsx          vs16,   o0,     BO
+       lxvdsx          vs17,   o8,     BO
+       lxvdsx          vs18,   o16,    BO
+       lxvdsx          vs19,   o24,    BO
+
        lxvd2x          vs1,    o16,    AO
        lxvd2x          vs2,    o32,    AO
        lxvd2x          vs3,    o48,    AO
 
+       addi            BO,     BO,     32
        addi            AO,     AO,     64
 
        lxvd2x          vs4,    o0,     AO
@@ -57,13 +64,6 @@
 
        addi            AO,     AO,     64
 
-       lxvdsx          vs16,   o0,     BO
-       lxvdsx          vs17,   o8,     BO
-       lxvdsx          vs18,   o16,    BO
-       lxvdsx          vs19,   o24,    BO
-
-       addi            BO,     BO,     32
-
        xvmaddadp       vs32,   vs0,    vs16
        xvmaddadp       vs33,   vs0,    vs17
        xvmaddadp       vs34,   vs0,    vs18
@@ -287,52 +287,16 @@
 
 .macro SOLVE_LT_16x4
 
+//############### LOAD B #######################
+
+       mr              T1,     BO      
+       mr              T4,     BO      
+
        xxpermdi        vs0,    vs32,   vs33,   0
        xxpermdi        vs1,    vs34,   vs35,   0
        xxpermdi        vs2,    vs32,   vs33,   3
        xxpermdi        vs3,    vs34,   vs35,   3
 
-       xxpermdi        vs4,    vs36,   vs37,   0
-       xxpermdi        vs5,    vs38,   vs39,   0
-       xxpermdi        vs6,    vs36,   vs37,   3
-       xxpermdi        vs7,    vs38,   vs39,   3
-
-       xxpermdi        vs8,    vs40,   vs41,   0
-       xxpermdi        vs9,    vs42,   vs43,   0
-       xxpermdi        vs10,   vs40,   vs41,   3
-       xxpermdi        vs11,   vs42,   vs43,   3
-
-       xxpermdi        vs12,   vs44,   vs45,   0
-       xxpermdi        vs13,   vs46,   vs47,   0
-       xxpermdi        vs14,   vs44,   vs45,   3
-       xxpermdi        vs15,   vs46,   vs47,   3
-
-       xxpermdi        vs16,   vs48,   vs49,   0
-       xxpermdi        vs17,   vs50,   vs51,   0
-       xxpermdi        vs18,   vs48,   vs49,   3
-       xxpermdi        vs19,   vs50,   vs51,   3
-
-       xxpermdi        vs20,   vs52,   vs53,   0
-       xxpermdi        vs21,   vs54,   vs55,   0
-       xxpermdi        vs22,   vs52,   vs53,   3
-       xxpermdi        vs23,   vs54,   vs55,   3
-
-       xxpermdi        vs24,   vs56,   vs57,   0
-       xxpermdi        vs25,   vs58,   vs59,   0
-       xxpermdi        vs26,   vs56,   vs57,   3
-       xxpermdi        vs27,   vs58,   vs59,   3
-
-       xxpermdi        vs28,   vs60,   vs61,   0
-       xxpermdi        vs29,   vs62,   vs63,   0
-       xxpermdi        vs30,   vs60,   vs61,   3
-       xxpermdi        vs31,   vs62,   vs63,   3
-
-
-//############### LOAD B #######################
-
-
-       mr              T1,     BO      
-
        lxvd2x          vs32,   o0,     T1
        lxvd2x          vs33,   o16,    T1
        lxvd2x          vs34,   o32,    T1
@@ -340,6 +304,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs4,    vs36,   vs37,   0
+       xxpermdi        vs5,    vs38,   vs39,   0
+       xxpermdi        vs6,    vs36,   vs37,   3
+       xxpermdi        vs7,    vs38,   vs39,   3
+
        lxvd2x          vs36,   o0,     T1
        lxvd2x          vs37,   o16,    T1
        lxvd2x          vs38,   o32,    T1
@@ -347,6 +316,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs8,    vs40,   vs41,   0
+       xxpermdi        vs9,    vs42,   vs43,   0
+       xxpermdi        vs10,   vs40,   vs41,   3
+       xxpermdi        vs11,   vs42,   vs43,   3
+
        lxvd2x          vs40,   o0,     T1
        lxvd2x          vs41,   o16,    T1
        lxvd2x          vs42,   o32,    T1
@@ -354,6 +328,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs12,   vs44,   vs45,   0
+       xxpermdi        vs13,   vs46,   vs47,   0
+       xxpermdi        vs14,   vs44,   vs45,   3
+       xxpermdi        vs15,   vs46,   vs47,   3
+
        lxvd2x          vs44,   o0,     T1
        lxvd2x          vs45,   o16,    T1
        lxvd2x          vs46,   o32,    T1
@@ -361,6 +340,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs16,   vs48,   vs49,   0
+       xxpermdi        vs17,   vs50,   vs51,   0
+       xxpermdi        vs18,   vs48,   vs49,   3
+       xxpermdi        vs19,   vs50,   vs51,   3
+
        lxvd2x          vs48,   o0,     T1
        lxvd2x          vs49,   o16,    T1
        lxvd2x          vs50,   o32,    T1
@@ -368,6 +352,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs20,   vs52,   vs53,   0
+       xxpermdi        vs21,   vs54,   vs55,   0
+       xxpermdi        vs22,   vs52,   vs53,   3
+       xxpermdi        vs23,   vs54,   vs55,   3
+
        lxvd2x          vs52,   o0,     T1
        lxvd2x          vs53,   o16,    T1
        lxvd2x          vs54,   o32,    T1
@@ -375,6 +364,11 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs24,   vs56,   vs57,   0
+       xxpermdi        vs25,   vs58,   vs59,   0
+       xxpermdi        vs26,   vs56,   vs57,   3
+       xxpermdi        vs27,   vs58,   vs59,   3
+
        lxvd2x          vs56,   o0,     T1
        lxvd2x          vs57,   o16,    T1
        lxvd2x          vs58,   o32,    T1
@@ -382,76 +376,94 @@
 
        addi            T1,     T1,     64
 
+       xxpermdi        vs28,   vs60,   vs61,   0
+       xxpermdi        vs29,   vs62,   vs63,   0
+       xxpermdi        vs30,   vs60,   vs61,   3
+       xxpermdi        vs31,   vs62,   vs63,   3
+
+
+
        lxvd2x          vs60,   o0,     T1
        lxvd2x          vs61,   o16,    T1
        lxvd2x          vs62,   o32,    T1
        lxvd2x          vs63,   o48,    T1
 
+//############### OFFSET 0 #######################
+
+       dcbt            AO,     PRE
+       mr              T1,     AO      
+
        xvsubdp         vs32,   vs32,   vs0
        xvsubdp         vs33,   vs33,   vs1
        xvsubdp         vs34,   vs34,   vs2
        xvsubdp         vs35,   vs35,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvsubdp         vs36,   vs36,   vs4
        xvsubdp         vs37,   vs37,   vs5
        xvsubdp         vs38,   vs38,   vs6
        xvsubdp         vs39,   vs39,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvsubdp         vs40,   vs40,   vs8
        xvsubdp         vs41,   vs41,   vs9
        xvsubdp         vs42,   vs42,   vs10
        xvsubdp         vs43,   vs43,   vs11
+
+       lxvdsx          vs8,    o0,     T1
+       lxvdsx          vs9,    o8,     T1
+       lxvdsx          vs10,   o16,    T1
+       lxvdsx          vs11,   o24,    T1
+
+       addi            T1,     T1,     32
+
        xvsubdp         vs44,   vs44,   vs12
        xvsubdp         vs45,   vs45,   vs13
        xvsubdp         vs46,   vs46,   vs14
        xvsubdp         vs47,   vs47,   vs15
+
+       lxvdsx          vs12,   o0,     T1
+       lxvdsx          vs13,   o8,     T1
+       lxvdsx          vs14,   o16,    T1
+       lxvdsx          vs15,   o24,    T1
+
+       addi            T1,     T1,     32
+
        xvsubdp         vs48,   vs48,   vs16
        xvsubdp         vs49,   vs49,   vs17
        xvsubdp         vs50,   vs50,   vs18
        xvsubdp         vs51,   vs51,   vs19
+
        xvsubdp         vs52,   vs52,   vs20
        xvsubdp         vs53,   vs53,   vs21
        xvsubdp         vs54,   vs54,   vs22
        xvsubdp         vs55,   vs55,   vs23
+
        xvsubdp         vs56,   vs56,   vs24
        xvsubdp         vs57,   vs57,   vs25
        xvsubdp         vs58,   vs58,   vs26
        xvsubdp         vs59,   vs59,   vs27
+
        xvsubdp         vs60,   vs60,   vs28
        xvsubdp         vs61,   vs61,   vs29
        xvsubdp         vs62,   vs62,   vs30
        xvsubdp         vs63,   vs63,   vs31
 
-       mr              T1,     AO      
-
-
-//############### OFFSET 0 #######################
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs8,    o0,     T1
-       lxvdsx          vs9,    o8,     T1
-       lxvdsx          vs10,   o16,    T1
-       lxvdsx          vs11,   o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs12,   o0,     T1
-       lxvdsx          vs13,   o8,     T1
-       lxvdsx          vs14,   o16,    T1
-       lxvdsx          vs15,   o24,    T1
+//############### OFFSET 1 #######################
 
-       addi            T1,     T1,     32
+       addi            T1,     T1,     1*SIZE
 
        xvmuldp         vs32,   vs32,   vs0
        xvmuldp         vs33,   vs33,   vs0
@@ -459,9 +471,18 @@
        xvnmsubadp      vs34,   vs32,   vs1
        xvnmsubadp      vs35,   vs33,   vs1
        xvnmsubadp      vs36,   vs32,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs37,   vs33,   vs2
        xvnmsubadp      vs38,   vs32,   vs3
        xvnmsubadp      vs39,   vs33,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs40,   vs32,   vs4
        xvnmsubadp      vs41,   vs33,   vs4
        xvnmsubadp      vs42,   vs32,   vs5
@@ -470,6 +491,14 @@
        xvnmsubadp      vs45,   vs33,   vs6
        xvnmsubadp      vs46,   vs32,   vs7
        xvnmsubadp      vs47,   vs33,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs48,   vs32,   vs8
        xvnmsubadp      vs49,   vs33,   vs8
        xvnmsubadp      vs50,   vs32,   vs9
@@ -478,6 +507,14 @@
        xvnmsubadp      vs53,   vs33,   vs10
        xvnmsubadp      vs54,   vs32,   vs11
        xvnmsubadp      vs55,   vs33,   vs11
+
+       lxvdsx          vs8,    o0,     T1
+       lxvdsx          vs9,    o8,     T1
+       lxvdsx          vs10,   o16,    T1
+       lxvdsx          vs11,   o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs56,   vs32,   vs12
        xvnmsubadp      vs57,   vs33,   vs12
        xvnmsubadp      vs58,   vs32,   vs13
@@ -487,30 +524,6 @@
        xvnmsubadp      vs62,   vs32,   vs15
        xvnmsubadp      vs63,   vs33,   vs15
 
-//############### OFFSET 1 #######################
-
-       addi            T1,     T1,     1*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs8,    o0,     T1
-       lxvdsx          vs9,    o8,     T1
-       lxvdsx          vs10,   o16,    T1
-       lxvdsx          vs11,   o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs12,   o0,     T1
        lxvdsx          vs13,   o8,     T1
@@ -518,15 +531,28 @@
 
        addi            T1,     T1,     24
 
+//############### OFFSET 2 #######################
+
        xvmuldp         vs34,   vs34,   vs0
        xvmuldp         vs35,   vs35,   vs0
 
+       addi            T1,     T1,     2*SIZE
+
        xvnmsubadp      vs36,   vs34,   vs1
        xvnmsubadp      vs37,   vs35,   vs1
        xvnmsubadp      vs38,   vs34,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs39,   vs35,   vs2
        xvnmsubadp      vs40,   vs34,   vs3
        xvnmsubadp      vs41,   vs35,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs42,   vs34,   vs4
        xvnmsubadp      vs43,   vs35,   vs4
        xvnmsubadp      vs44,   vs34,   vs5
@@ -535,6 +561,14 @@
        xvnmsubadp      vs47,   vs35,   vs6
        xvnmsubadp      vs48,   vs34,   vs7
        xvnmsubadp      vs49,   vs35,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs50,   vs34,   vs8
        xvnmsubadp      vs51,   vs35,   vs8
        xvnmsubadp      vs52,   vs34,   vs9
@@ -543,6 +577,15 @@
        xvnmsubadp      vs55,   vs35,   vs10
        xvnmsubadp      vs56,   vs34,   vs11
        xvnmsubadp      vs57,   vs35,   vs11
+
+       lxvdsx          vs8,    o0,     T1
+       lxvdsx          vs9,    o8,     T1
+       lxvdsx          vs10,   o16,    T1
+       lxvdsx          vs11,   o24,    T1
+
+       addi            T1,     T1,     32
+
+
        xvnmsubadp      vs58,   vs34,   vs12
        xvnmsubadp      vs59,   vs35,   vs12
        xvnmsubadp      vs60,   vs34,   vs13
@@ -550,45 +593,32 @@
        xvnmsubadp      vs62,   vs34,   vs14
        xvnmsubadp      vs63,   vs35,   vs14
 
-//############### OFFSET 2 #######################
-
-       addi            T1,     T1,     2*SIZE
+       lxvdsx          vs12,   o0,     T1
+       lxvdsx          vs13,   o8,     T1
 
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs8,    o0,     T1
-       lxvdsx          vs9,    o8,     T1
-       lxvdsx          vs10,   o16,    T1
-       lxvdsx          vs11,   o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs12,   o0,     T1
-       lxvdsx          vs13,   o8,     T1
-
-       addi            T1,     T1,     16
+       addi            T1,     T1,     16
 
+//############### OFFSET 3 #######################
        xvmuldp         vs36,   vs36,   vs0
        xvmuldp         vs37,   vs37,   vs0
 
+       addi            T1,     T1,     3*SIZE
+
        xvnmsubadp      vs38,   vs36,   vs1
        xvnmsubadp      vs39,   vs37,   vs1
        xvnmsubadp      vs40,   vs36,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs41,   vs37,   vs2
        xvnmsubadp      vs42,   vs36,   vs3
        xvnmsubadp      vs43,   vs37,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs44,   vs36,   vs4
        xvnmsubadp      vs45,   vs37,   vs4
        xvnmsubadp      vs46,   vs36,   vs5
@@ -597,6 +627,14 @@
        xvnmsubadp      vs49,   vs37,   vs6
        xvnmsubadp      vs50,   vs36,   vs7
        xvnmsubadp      vs51,   vs37,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs52,   vs36,   vs8
        xvnmsubadp      vs53,   vs37,   vs8
        xvnmsubadp      vs54,   vs36,   vs9
@@ -605,28 +643,6 @@
        xvnmsubadp      vs57,   vs37,   vs10
        xvnmsubadp      vs58,   vs36,   vs11
        xvnmsubadp      vs59,   vs37,   vs11
-       xvnmsubadp      vs60,   vs36,   vs12
-       xvnmsubadp      vs61,   vs37,   vs12
-       xvnmsubadp      vs62,   vs36,   vs13
-       xvnmsubadp      vs63,   vs37,   vs13
-
-//############### OFFSET 3 #######################
-
-       addi            T1,     T1,     3*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs8,    o0,     T1
        lxvdsx          vs9,    o8,     T1
@@ -635,19 +651,43 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs60,   vs36,   vs12
+       xvnmsubadp      vs61,   vs37,   vs12
+       xvnmsubadp      vs62,   vs36,   vs13
+       xvnmsubadp      vs63,   vs37,   vs13
+
        lxvdsx          vs12,   o0,     T1
 
+       stxvd2x         vs32,   o0,     T4
+       stxvd2x         vs33,   o16,    T4
+       stxvd2x         vs34,   o32,    T4
+       stxvd2x         vs35,   o48,    T4
+
+       addi            T4,     T4,     64
+
        addi            T1,     T1,     8
 
+//############### OFFSET 4 #######################
        xvmuldp         vs38,   vs38,   vs0
        xvmuldp         vs39,   vs39,   vs0
 
+       addi            T1,     T1,     4*SIZE
+
        xvnmsubadp      vs40,   vs38,   vs1
        xvnmsubadp      vs41,   vs39,   vs1
        xvnmsubadp      vs42,   vs38,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs43,   vs39,   vs2
        xvnmsubadp      vs44,   vs38,   vs3
        xvnmsubadp      vs45,   vs39,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs46,   vs38,   vs4
        xvnmsubadp      vs47,   vs39,   vs4
        xvnmsubadp      vs48,   vs38,   vs5
@@ -656,6 +696,15 @@
        xvnmsubadp      vs51,   vs39,   vs6
        xvnmsubadp      vs52,   vs38,   vs7
        xvnmsubadp      vs53,   vs39,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
+
        xvnmsubadp      vs54,   vs38,   vs8
        xvnmsubadp      vs55,   vs39,   vs8
        xvnmsubadp      vs56,   vs38,   vs9
@@ -664,26 +713,6 @@
        xvnmsubadp      vs59,   vs39,   vs10
        xvnmsubadp      vs60,   vs38,   vs11
        xvnmsubadp      vs61,   vs39,   vs11
-       xvnmsubadp      vs62,   vs38,   vs12
-       xvnmsubadp      vs63,   vs39,   vs12
-
-//############### OFFSET 4 #######################
-
-       addi            T1,     T1,     4*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs8,    o0,     T1
        lxvdsx          vs9,    o8,     T1
@@ -692,15 +721,31 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs62,   vs38,   vs12
+       xvnmsubadp      vs63,   vs39,   vs12
+
+
+//############### OFFSET 5 #######################
        xvmuldp         vs40,   vs40,   vs0
        xvmuldp         vs41,   vs41,   vs0
 
+       addi            T1,     T1,     5*SIZE
+
        xvnmsubadp      vs42,   vs40,   vs1
        xvnmsubadp      vs43,   vs41,   vs1
        xvnmsubadp      vs44,   vs40,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs45,   vs41,   vs2
        xvnmsubadp      vs46,   vs40,   vs3
        xvnmsubadp      vs47,   vs41,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs48,   vs40,   vs4
        xvnmsubadp      vs49,   vs41,   vs4
        xvnmsubadp      vs50,   vs40,   vs5
@@ -709,6 +754,14 @@
        xvnmsubadp      vs53,   vs41,   vs6
        xvnmsubadp      vs54,   vs40,   vs7
        xvnmsubadp      vs55,   vs41,   vs7
+
+       lxvdsx          vs4,    o0,     T1
+       lxvdsx          vs5,    o8,     T1
+       lxvdsx          vs6,    o16,    T1
+       lxvdsx          vs7,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs56,   vs40,   vs8
        xvnmsubadp      vs57,   vs41,   vs8
        xvnmsubadp      vs58,   vs40,   vs9
@@ -718,23 +771,6 @@
        xvnmsubadp      vs62,   vs40,   vs11
        xvnmsubadp      vs63,   vs41,   vs11
 
-//############### OFFSET 5 #######################
-
-       addi            T1,     T1,     5*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
-       lxvdsx          vs4,    o0,     T1
-       lxvdsx          vs5,    o8,     T1
-       lxvdsx          vs6,    o16,    T1
-       lxvdsx          vs7,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs8,    o0,     T1
        lxvdsx          vs9,    o8,     T1
@@ -742,15 +778,27 @@
 
        addi            T1,     T1,     24
 
+//############### OFFSET 6 #######################
        xvmuldp         vs42,   vs42,   vs0
        xvmuldp         vs43,   vs43,   vs0
 
+       addi            T1,     T1,     6*SIZE
+
        xvnmsubadp      vs44,   vs42,   vs1
        xvnmsubadp      vs45,   vs43,   vs1
        xvnmsubadp      vs46,   vs42,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs47,   vs43,   vs2
        xvnmsubadp      vs48,   vs42,   vs3
        xvnmsubadp      vs49,   vs43,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs50,   vs42,   vs4
        xvnmsubadp      vs51,   vs43,   vs4
        xvnmsubadp      vs52,   vs42,   vs5
@@ -759,23 +807,6 @@
        xvnmsubadp      vs55,   vs43,   vs6
        xvnmsubadp      vs56,   vs42,   vs7
        xvnmsubadp      vs57,   vs43,   vs7
-       xvnmsubadp      vs58,   vs42,   vs8
-       xvnmsubadp      vs59,   vs43,   vs8
-       xvnmsubadp      vs60,   vs42,   vs9
-       xvnmsubadp      vs61,   vs43,   vs9
-       xvnmsubadp      vs62,   vs42,   vs10
-       xvnmsubadp      vs63,   vs43,   vs10
-
-//############### OFFSET 6 #######################
-
-       addi            T1,     T1,     6*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs4,    o0,     T1
        lxvdsx          vs5,    o8,     T1
@@ -784,20 +815,46 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs58,   vs42,   vs8
+       xvnmsubadp      vs59,   vs43,   vs8
+       xvnmsubadp      vs60,   vs42,   vs9
+       xvnmsubadp      vs61,   vs43,   vs9
+       xvnmsubadp      vs62,   vs42,   vs10
+       xvnmsubadp      vs63,   vs43,   vs10
+
        lxvdsx          vs8,    o0,     T1
        lxvdsx          vs9,    o8,     T1
 
        addi            T1,     T1,     16
 
+       stxvd2x         vs36,   o0,     T4
+       stxvd2x         vs37,   o16,    T4
+       stxvd2x         vs38,   o32,    T4
+       stxvd2x         vs39,   o48,    T4
+
+       addi            T4,     T4,     64
+
+//############### OFFSET 7 #######################
        xvmuldp         vs44,   vs44,   vs0
        xvmuldp         vs45,   vs45,   vs0
 
+       addi            T1,     T1,     7*SIZE
+
        xvnmsubadp      vs46,   vs44,   vs1
        xvnmsubadp      vs47,   vs45,   vs1
        xvnmsubadp      vs48,   vs44,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs49,   vs45,   vs2
        xvnmsubadp      vs50,   vs44,   vs3
        xvnmsubadp      vs51,   vs45,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs52,   vs44,   vs4
        xvnmsubadp      vs53,   vs45,   vs4
        xvnmsubadp      vs54,   vs44,   vs5
@@ -806,21 +863,6 @@
        xvnmsubadp      vs57,   vs45,   vs6
        xvnmsubadp      vs58,   vs44,   vs7
        xvnmsubadp      vs59,   vs45,   vs7
-       xvnmsubadp      vs60,   vs44,   vs8
-       xvnmsubadp      vs61,   vs45,   vs8
-       xvnmsubadp      vs62,   vs44,   vs9
-       xvnmsubadp      vs63,   vs45,   vs9
-
-//############### OFFSET 7 #######################
-
-       addi            T1,     T1,     7*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs4,    o0,     T1
        lxvdsx          vs5,    o8,     T1
@@ -829,19 +871,36 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs60,   vs44,   vs8
+       xvnmsubadp      vs61,   vs45,   vs8
+       xvnmsubadp      vs62,   vs44,   vs9
+       xvnmsubadp      vs63,   vs45,   vs9
+
        lxvdsx          vs8,    o0,     T1
 
        addi            T1,     T1,     8
 
+//############### OFFSET 8 #######################
        xvmuldp         vs46,   vs46,   vs0
        xvmuldp         vs47,   vs47,   vs0
 
+       addi            T1,     T1,     8*SIZE
+
        xvnmsubadp      vs48,   vs46,   vs1
        xvnmsubadp      vs49,   vs47,   vs1
        xvnmsubadp      vs50,   vs46,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs51,   vs47,   vs2
        xvnmsubadp      vs52,   vs46,   vs3
        xvnmsubadp      vs53,   vs47,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs54,   vs46,   vs4
        xvnmsubadp      vs55,   vs47,   vs4
        xvnmsubadp      vs56,   vs46,   vs5
@@ -850,19 +909,6 @@
        xvnmsubadp      vs59,   vs47,   vs6
        xvnmsubadp      vs60,   vs46,   vs7
        xvnmsubadp      vs61,   vs47,   vs7
-       xvnmsubadp      vs62,   vs46,   vs8
-       xvnmsubadp      vs63,   vs47,   vs8
-
-//############### OFFSET 8 #######################
-
-       addi            T1,     T1,     8*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
 
        lxvdsx          vs4,    o0,     T1
        lxvdsx          vs5,    o8,     T1
@@ -871,15 +917,38 @@
 
        addi            T1,     T1,     32
 
+       stxvd2x         vs40,   o0,     T4
+       stxvd2x         vs41,   o16,    T4
+       stxvd2x         vs42,   o32,    T4
+       stxvd2x         vs43,   o48,    T4
+
+       addi            T4,     T4,     64
+
+       xvnmsubadp      vs62,   vs46,   vs8
+       xvnmsubadp      vs63,   vs47,   vs8
+
+
+//############### OFFSET 9 #######################
        xvmuldp         vs48,   vs48,   vs0
        xvmuldp         vs49,   vs49,   vs0
 
+       addi            T1,     T1,     9*SIZE
+
        xvnmsubadp      vs50,   vs48,   vs1
        xvnmsubadp      vs51,   vs49,   vs1
        xvnmsubadp      vs52,   vs48,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs53,   vs49,   vs2
        xvnmsubadp      vs54,   vs48,   vs3
        xvnmsubadp      vs55,   vs49,   vs3
+
+       lxvdsx          vs0,    o0,     T1
+       lxvdsx          vs1,    o8,     T1
+       lxvdsx          vs2,    o16,    T1
+       lxvdsx          vs3,    o24,    T1
+
+       addi            T1,     T1,     32
+
        xvnmsubadp      vs56,   vs48,   vs4
        xvnmsubadp      vs57,   vs49,   vs4
        xvnmsubadp      vs58,   vs48,   vs5
@@ -889,42 +958,25 @@
        xvnmsubadp      vs62,   vs48,   vs7
        xvnmsubadp      vs63,   vs49,   vs7
 
-//############### OFFSET 9 #######################
-
-       addi            T1,     T1,     9*SIZE
-
-       lxvdsx          vs0,    o0,     T1
-       lxvdsx          vs1,    o8,     T1
-       lxvdsx          vs2,    o16,    T1
-       lxvdsx          vs3,    o24,    T1
-
-       addi            T1,     T1,     32
-
        lxvdsx          vs4,    o0,     T1
        lxvdsx          vs5,    o8,     T1
        lxvdsx          vs6,    o16,    T1
 
        addi            T1,     T1,     24
 
+//############### OFFSET 10 #######################
        xvmuldp         vs50,   vs50,   vs0
        xvmuldp         vs51,   vs51,   vs0
 
+       addi            T1,     T1,     10*SIZE
+
        xvnmsubadp      vs52,   vs50,   vs1
        xvnmsubadp      vs53,   vs51,   vs1
        xvnmsubadp      vs54,   vs50,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs55,   vs51,   vs2
        xvnmsubadp      vs56,   vs50,   vs3
        xvnmsubadp      vs57,   vs51,   vs3
-       xvnmsubadp      vs58,   vs50,   vs4
-       xvnmsubadp      vs59,   vs51,   vs4
-       xvnmsubadp      vs60,   vs50,   vs5
-       xvnmsubadp      vs61,   vs51,   vs5
-       xvnmsubadp      vs62,   vs50,   vs6
-       xvnmsubadp      vs63,   vs51,   vs6
-
-//############### OFFSET 10 #######################
-
-       addi            T1,     T1,     10*SIZE
 
        lxvdsx          vs0,    o0,     T1
        lxvdsx          vs1,    o8,     T1
@@ -933,28 +985,38 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs58,   vs50,   vs4
+       xvnmsubadp      vs59,   vs51,   vs4
+       xvnmsubadp      vs60,   vs50,   vs5
+       xvnmsubadp      vs61,   vs51,   vs5
+       xvnmsubadp      vs62,   vs50,   vs6
+       xvnmsubadp      vs63,   vs51,   vs6
+
        lxvdsx          vs4,    o0,     T1
        lxvdsx          vs5,    o8,     T1
 
        addi            T1,     T1,     16
 
+       stxvd2x         vs44,   o0,     T4
+       stxvd2x         vs45,   o16,    T4
+       stxvd2x         vs46,   o32,    T4
+       stxvd2x         vs47,   o48,    T4
+
+       addi            T4,     T4,     64
+
+//############### OFFSET 11 #######################
        xvmuldp         vs52,   vs52,   vs0
        xvmuldp         vs53,   vs53,   vs0
 
+       addi            T1,     T1,     11*SIZE
+
        xvnmsubadp      vs54,   vs52,   vs1
        xvnmsubadp      vs55,   vs53,   vs1
        xvnmsubadp      vs56,   vs52,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs57,   vs53,   vs2
        xvnmsubadp      vs58,   vs52,   vs3
        xvnmsubadp      vs59,   vs53,   vs3
-       xvnmsubadp      vs60,   vs52,   vs4
-       xvnmsubadp      vs61,   vs53,   vs4
-       xvnmsubadp      vs62,   vs52,   vs5
-       xvnmsubadp      vs63,   vs53,   vs5
-
-//############### OFFSET 11 #######################
-
-       addi            T1,     T1,     11*SIZE
 
        lxvdsx          vs0,    o0,     T1
        lxvdsx          vs1,    o8,     T1
@@ -963,25 +1025,28 @@
 
        addi            T1,     T1,     32
 
+       xvnmsubadp      vs60,   vs52,   vs4
+       xvnmsubadp      vs61,   vs53,   vs4
+       xvnmsubadp      vs62,   vs52,   vs5
+       xvnmsubadp      vs63,   vs53,   vs5
+
        lxvdsx          vs4,    o0,     T1
 
        addi            T1,     T1,     8
 
+//############### OFFSET 12 #######################
        xvmuldp         vs54,   vs54,   vs0
        xvmuldp         vs55,   vs55,   vs0
 
+       addi            T1,     T1,     12*SIZE
+
        xvnmsubadp      vs56,   vs54,   vs1
        xvnmsubadp      vs57,   vs55,   vs1
        xvnmsubadp      vs58,   vs54,   vs2
+       dcbt            T1,     PRE
        xvnmsubadp      vs59,   vs55,   vs2
        xvnmsubadp      vs60,   vs54,   vs3
        xvnmsubadp      vs61,   vs55,   vs3
-       xvnmsubadp      vs62,   vs54,   vs4
-       xvnmsubadp      vs63,   vs55,   vs4
-
-//############### OFFSET 12 #######################
-
-       addi            T1,     T1,     12*SIZE
 
        lxvdsx          vs0,    o0,     T1
        lxvdsx          vs1,    o8,     T1
@@ -990,9 +1055,23 @@
 
        addi            T1,     T1,     32
 
+       stxvd2x         vs48,   o0,     T4
+       stxvd2x         vs49,   o16,    T4
+       stxvd2x         vs50,   o32,    T4
+       stxvd2x         vs51,   o48,    T4
+
+       addi            T4,     T4,     64
+
+       xvnmsubadp      vs62,   vs54,   vs4
+       xvnmsubadp      vs63,   vs55,   vs4
+
+
+//############### OFFSET 13 #######################
        xvmuldp         vs56,   vs56,   vs0
        xvmuldp         vs57,   vs57,   vs0
 
+       addi            T1,     T1,     13*SIZE
+
        xvnmsubadp      vs58,   vs56,   vs1
        xvnmsubadp      vs59,   vs57,   vs1
        xvnmsubadp      vs60,   vs56,   vs2
@@ -1000,43 +1079,44 @@
        xvnmsubadp      vs62,   vs56,   vs3
        xvnmsubadp      vs63,   vs57,   vs3
 
-//############### OFFSET 13 #######################
-
-       addi            T1,     T1,     13*SIZE
-
        lxvdsx          vs0,    o0,     T1
        lxvdsx          vs1,    o8,     T1
        lxvdsx          vs2,    o16,    T1
 
        addi            T1,     T1,     24
 
+//############### OFFSET 14 #######################
        xvmuldp         vs58,   vs58,   vs0
        xvmuldp         vs59,   vs59,   vs0
 
+       addi            T1,     T1,     14*SIZE
+
        xvnmsubadp      vs60,   vs58,   vs1
        xvnmsubadp      vs61,   vs59,   vs1
        xvnmsubadp      vs62,   vs58,   vs2
        xvnmsubadp      vs63,   vs59,   vs2
 
-//############### OFFSET 14 #######################
-
-       addi            T1,     T1,     14*SIZE
 
        lxvdsx          vs0,    o0,     T1
        lxvdsx          vs1,    o8,     T1
 
        addi            T1,     T1,     16
 
+       stxvd2x         vs52,   o0,     T4
+       stxvd2x         vs53,   o16,    T4
+       stxvd2x         vs54,   o32,    T4
+       stxvd2x         vs55,   o48,    T4
+
+       addi            T4,     T4,     64
+//############### OFFSET 15 #######################
        xvmuldp         vs60,   vs60,   vs0
        xvmuldp         vs61,   vs61,   vs0
 
+       addi            T1,     T1,     15*SIZE
+
        xvnmsubadp      vs62,   vs60,   vs1
        xvnmsubadp      vs63,   vs61,   vs1
 
-//############### OFFSET 15 #######################
-
-       addi            T1,     T1,     15*SIZE
-
        lxvdsx          vs0,    o0,     T1
 
        addi            T1,     T1,     8
@@ -1048,62 +1128,18 @@
 //############### SAVE B #######################
 
 
-       mr              T1,     BO      
-
-
-       stxvd2x         vs32,   o0,     T1
-       stxvd2x         vs33,   o16,    T1
-       stxvd2x         vs34,   o32,    T1
-       stxvd2x         vs35,   o48,    T1
-
-       addi            T1,     T1,     64
 
-       stxvd2x         vs36,   o0,     T1
-       stxvd2x         vs37,   o16,    T1
-       stxvd2x         vs38,   o32,    T1
-       stxvd2x         vs39,   o48,    T1
+       stxvd2x         vs56,   o0,     T4
+       stxvd2x         vs57,   o16,    T4
+       stxvd2x         vs58,   o32,    T4
+       stxvd2x         vs59,   o48,    T4
 
-       addi            T1,     T1,     64
-
-       stxvd2x         vs40,   o0,     T1
-       stxvd2x         vs41,   o16,    T1
-       stxvd2x         vs42,   o32,    T1
-       stxvd2x         vs43,   o48,    T1
-
-       addi            T1,     T1,     64
-
-       stxvd2x         vs44,   o0,     T1
-       stxvd2x         vs45,   o16,    T1
-       stxvd2x         vs46,   o32,    T1
-       stxvd2x         vs47,   o48,    T1
-
-       addi            T1,     T1,     64
-
-       stxvd2x         vs48,   o0,     T1
-       stxvd2x         vs49,   o16,    T1
-       stxvd2x         vs50,   o32,    T1
-       stxvd2x         vs51,   o48,    T1
-
-       addi            T1,     T1,     64
-
-       stxvd2x         vs52,   o0,     T1
-       stxvd2x         vs53,   o16,    T1
-       stxvd2x         vs54,   o32,    T1
-       stxvd2x         vs55,   o48,    T1
-
-       addi            T1,     T1,     64
-
-       stxvd2x         vs56,   o0,     T1
-       stxvd2x         vs57,   o16,    T1
-       stxvd2x         vs58,   o32,    T1
-       stxvd2x         vs59,   o48,    T1
-
-       addi            T1,     T1,     64
+       addi            T4,     T4,     64
 
-       stxvd2x         vs60,   o0,     T1
-       stxvd2x         vs61,   o16,    T1
-       stxvd2x         vs62,   o32,    T1
-       stxvd2x         vs63,   o48,    T1
+       stxvd2x         vs60,   o0,     T4
+       stxvd2x         vs61,   o16,    T4
+       stxvd2x         vs62,   o32,    T4
+       stxvd2x         vs63,   o48,    T4
 
 //############### SAVE C #######################
 
Domain: Machine Learning / ML Framework;