arm64: tegra: Add external memory controller on Tegra186

Add the external memory controller as a child device of the memory
controller on Tegra186. The memory controller really represents the
memory subsystem that encompasses both the memory and external memory
controllers. The external memory controller uses the BPMP to obtain the
list of supported EMC frequencies and set the EMC frequency.

Also set up the dma-ranges property to describe that all memory clients
can address up to 40 bits using the memory controller client interface
(MCCIF), unless otherwise limited by the DMA engines of the hardware.

Signed-off-by: Thierry Reding <treding@nvidia.com>

diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
index 365f7ce..19aba5f 100644 (file)
--- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi
@@ -144,6 +144,27 @@
                reg = <0x0 0x02c00000 0x0 0xb0000>;
                interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
                status = "disabled";
+
+               #address-cells = <2>;
+               #size-cells = <2>;
+
+               ranges = <0x0 0x02c00000 0x0 0x02c00000 0x0 0xb0000>;
+
+               /*
+                * Memory clients have access to all 40 bits that the memory
+                * controller can address.
+                */
+               dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;
+
+               emc: external-memory-controller@2c60000 {
+                       compatible = "nvidia,tegra186-emc";
+                       reg = <0x0 0x02c60000 0x0 0x50000>;
+                       interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
+                       clocks = <&bpmp TEGRA186_CLK_EMC>;
+                       clock-names = "emc";
+
+                       nvidia,bpmp = <&bpmp>;
+               };
        };
 
        uarta: serial@3100000 {