--- /dev/null
+AlignAfterOpenBracket: true
+AlignConsecutiveMacros: true
+AllowAllArgumentsOnNextLine: false
+AllowShortCaseLabelsOnASingleLine: false
+AllowShortFunctionsOnASingleLine: false
+AlwaysBreakAfterReturnType: TopLevelDefinitions
+BasedOnStyle: LLVM
+BraceWrapping:
+ AfterControlStatement: false
+ AfterEnum: false
+ AfterFunction: true
+ AfterStruct: false
+ BeforeElse: false
+ SplitEmptyFunction: true
+BinPackArguments: true
+BinPackParameters: true
+BreakBeforeBraces: Custom
+ColumnLimit: 80
+ContinuationIndentWidth: 3
+Cpp11BracedListStyle: false
+Cpp11BracedListStyle: true
+ForEachMacros:
+ - LIST_FOR_EACH_ENTRY
+ - LIST_FOR_EACH_ENTRY_SAFE
+ - LIST_FOR_EACH_ENTRY_SAFE_REV
+ - list_for_each_entry
+ - list_for_each_entry_safe
+ - foreach_list_typed
+ - u_foreach_bit
+ - util_dynarray_foreach
+ - nir_foreach_variable
+ - nir_foreach_variable_safe
+ - nir_foreach_register
+ - nir_foreach_register_safe
+ - nir_foreach_use
+ - nir_foreach_use_safe
+ - nir_foreach_if_use
+ - nir_foreach_if_use_safe
+ - nir_foreach_def
+ - nir_foreach_def_safe
+ - nir_foreach_phi_src
+ - nir_foreach_phi_src_safe
+ - nir_foreach_parallel_copy_entry
+ - nir_foreach_instr
+ - nir_foreach_instr_reverse
+ - nir_foreach_instr_safe
+ - nir_foreach_instr_reverse_safe
+ - nir_foreach_function
+ - nir_foreach_block
+ - nir_foreach_block_safe
+ - nir_foreach_block_reverse
+ - nir_foreach_block_reverse_safe
+ - nir_foreach_block_in_cf_node
+ - nir_foreach_shader_in_variable
+ - nir_foreach_shader_out_variable_safe
+ - nir_foreach_variable_in_list
+ - nir_foreach_src
+ - nir_foreach_variable_with_modes_safe
+ - nir_foreach_variable_with_modes
+ - nir_foreach_shader_out_variable
+ - ir2_foreach_instr
+ - ir2_foreach_live_reg
+ - ir2_foreach_avail
+ - ir2_foreach_src
+ - foreach_two_lists
+ - foreach_bit
+ - foreach_sched_node
+ - foreach_src
+ - foreach_src_n
+ - foreach_ssa_use
+ - foreach_ssa_srcp_n
+ - foreach_ssa_srcp
+ - foreach_ssa_src_n
+ - foreach_ssa_src
+ - foreach_input_n
+ - foreach_input
+ - foreach_output_n
+ - foreach_output
+ - foreach_instr
+ - foreach_instr_rev
+ - foreach_instr_safe
+ - foreach_block
+ - foreach_block_safe
+ - foreach_block_rev
+ - foreach_array
+ - foreach_array_safe
+ - foreach_name_n
+ - foreach_name
+ - foreach_def
+ - foreach_use
+ - foreach_batch
+ - hash_table_foreach
+ - set_foreach
+ - foreach_line_in_section
+ - perf_time
+ - perf_time_ctx
+ - foreach_submit
+ - foreach_submit_safe
+
+IncludeBlocks: Preserve
+IncludeCategories:
+ - Regex: '<[[:alnum:].]+>'
+ Priority: 1
+ - Regex: '.*\/.*'
+ Priority: 2
+ - Regex: '.*'
+ Priority: 3
+IndentWidth: 3
+PenaltyBreakBeforeFirstCallParameter: 1
+PenaltyExcessCharacter: 100
+SpaceAfterCStyleCast: false
+SpaceBeforeCpp11BracedList: false
+SpaceBeforeCtorInitializerColon: false
+SpacesInContainerLiterals: false
+
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_BATCH_H
#include "i915_batchbuffer.h"
#include "i915_context.h"
+#define BEGIN_BATCH(dwords) (i915_winsys_batchbuffer_check(i915->batch, dwords))
-#define BEGIN_BATCH(dwords) \
- (i915_winsys_batchbuffer_check(i915->batch, dwords))
+#define OUT_BATCH(dword) i915_winsys_batchbuffer_dword(i915->batch, dword)
-#define OUT_BATCH(dword) \
- i915_winsys_batchbuffer_dword(i915->batch, dword)
+#define OUT_BATCH_F(f) i915_winsys_batchbuffer_float(i915->batch, f)
-#define OUT_BATCH_F(f) \
- i915_winsys_batchbuffer_float(i915->batch, f)
-
-#define OUT_RELOC(buf, usage, offset) \
+#define OUT_RELOC(buf, usage, offset) \
i915_winsys_batchbuffer_reloc(i915->batch, buf, usage, offset, false)
-#define OUT_RELOC_FENCED(buf, usage, offset) \
+#define OUT_RELOC_FENCED(buf, usage, offset) \
i915_winsys_batchbuffer_reloc(i915->batch, buf, usage, offset, true)
-#define FLUSH_BATCH(fence, flags) \
- i915_flush(i915, fence, flags)
+#define FLUSH_BATCH(fence, flags) i915_flush(i915, fence, flags)
/************************************************************************
* i915_flush.c
*/
extern void i915_flush(struct i915_context *i915,
- struct pipe_fence_handle **fence,
- unsigned flags);
+ struct pipe_fence_handle **fence, unsigned flags);
#endif
#ifndef I915_BATCHBUFFER_H
#define I915_BATCHBUFFER_H
-#include "i915_winsys.h"
#include "util/u_debug.h"
+#include "i915_winsys.h"
struct i915_context;
}
static inline void
-i915_winsys_batchbuffer_float(struct i915_winsys_batchbuffer *batch,
- float f)
+i915_winsys_batchbuffer_float(struct i915_winsys_batchbuffer *batch, float f)
{
- union { float f; unsigned int ui; } uif;
+ union {
+ float f;
+ unsigned int ui;
+ } uif;
uif.f = f;
- assert (i915_winsys_batchbuffer_space(batch) >= 4);
+ assert(i915_winsys_batchbuffer_space(batch) >= 4);
i915_winsys_batchbuffer_dword_unchecked(batch, uif.ui);
}
i915_winsys_batchbuffer_dword(struct i915_winsys_batchbuffer *batch,
unsigned dword)
{
- assert (i915_winsys_batchbuffer_space(batch) >= 4);
+ assert(i915_winsys_batchbuffer_space(batch) >= 4);
i915_winsys_batchbuffer_dword_unchecked(batch, dword);
}
static inline void
-i915_winsys_batchbuffer_write(struct i915_winsys_batchbuffer *batch,
- void *data,
+i915_winsys_batchbuffer_write(struct i915_winsys_batchbuffer *batch, void *data,
size_t size)
{
- assert (i915_winsys_batchbuffer_space(batch) >= size);
+ assert(i915_winsys_batchbuffer_space(batch) >= size);
memcpy(batch->ptr, data, size);
batch->ptr += size;
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#include "i915_blit.h"
-#include "i915_reg.h"
#include "i915_batch.h"
#include "i915_debug.h"
-
+#include "i915_reg.h"
void
-i915_fill_blit(struct i915_context *i915,
- unsigned cpp,
- unsigned rgba_mask,
- unsigned short dst_pitch,
- struct i915_winsys_buffer *dst_buffer,
- unsigned dst_offset,
- short x, short y,
- short w, short h,
+i915_fill_blit(struct i915_context *i915, unsigned cpp, unsigned rgba_mask,
+ unsigned short dst_pitch, struct i915_winsys_buffer *dst_buffer,
+ unsigned dst_offset, short x, short y, short w, short h,
unsigned color)
{
unsigned BR13, CMD;
+ I915_DBG(DBG_BLIT, "%s dst:buf(%p)/%d+%d %d,%d sz:%dx%d\n", __FUNCTION__,
+ dst_buffer, dst_pitch, dst_offset, x, y, w, h);
- I915_DBG(DBG_BLIT, "%s dst:buf(%p)/%d+%d %d,%d sz:%dx%d\n",
- __FUNCTION__, dst_buffer, dst_pitch, dst_offset, x, y, w, h);
-
- if(!i915_winsys_validate_buffers(i915->batch, &dst_buffer, 1)) {
+ if (!i915_winsys_validate_buffers(i915->batch, &dst_buffer, 1)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
assert(i915_winsys_validate_buffers(i915->batch, &dst_buffer, 1));
}
case 1:
case 2:
case 3:
- BR13 = (((int) dst_pitch) & 0xffff) |
- (0xF0 << 16) | (1 << 24);
+ BR13 = (((int)dst_pitch) & 0xffff) | (0xF0 << 16) | (1 << 24);
CMD = XY_COLOR_BLT_CMD;
break;
case 4:
- BR13 = (((int) dst_pitch) & 0xffff) |
- (0xF0 << 16) | (1 << 24) | (1 << 25);
+ BR13 = (((int)dst_pitch) & 0xffff) | (0xF0 << 16) | (1 << 24) | (1 << 25);
CMD = (XY_COLOR_BLT_CMD | rgba_mask);
break;
default:
}
void
-i915_copy_blit(struct i915_context *i915,
- unsigned cpp,
- unsigned short src_pitch,
- struct i915_winsys_buffer *src_buffer,
- unsigned src_offset,
- unsigned short dst_pitch,
- struct i915_winsys_buffer *dst_buffer,
- unsigned dst_offset,
- short src_x, short src_y,
- short dst_x, short dst_y,
- short w, short h)
+i915_copy_blit(struct i915_context *i915, unsigned cpp,
+ unsigned short src_pitch, struct i915_winsys_buffer *src_buffer,
+ unsigned src_offset, unsigned short dst_pitch,
+ struct i915_winsys_buffer *dst_buffer, unsigned dst_offset,
+ short src_x, short src_y, short dst_x, short dst_y, short w,
+ short h)
{
unsigned CMD, BR13;
int dst_y2 = dst_y + h;
int dst_x2 = dst_x + w;
struct i915_winsys_buffer *buffers[2] = {src_buffer, dst_buffer};
-
I915_DBG(DBG_BLIT,
"%s src:buf(%p)/%d+%d %d,%d dst:buf(%p)/%d+%d %d,%d sz:%dx%d\n",
- __FUNCTION__,
- src_buffer, src_pitch, src_offset, src_x, src_y,
+ __FUNCTION__, src_buffer, src_pitch, src_offset, src_x, src_y,
dst_buffer, dst_pitch, dst_offset, dst_x, dst_y, w, h);
- if(!i915_winsys_validate_buffers(i915->batch, buffers, 2)) {
+ if (!i915_winsys_validate_buffers(i915->batch, buffers, 2)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
assert(i915_winsys_validate_buffers(i915->batch, buffers, 2));
}
case 1:
case 2:
case 3:
- BR13 = (((int) dst_pitch) & 0xffff) |
- (0xCC << 16) | (1 << 24);
+ BR13 = (((int)dst_pitch) & 0xffff) | (0xCC << 16) | (1 << 24);
CMD = XY_SRC_COPY_BLT_CMD;
break;
case 4:
- BR13 = (((int) dst_pitch) & 0xffff) |
- (0xCC << 16) | (1 << 24) | (1 << 25);
+ BR13 = (((int)dst_pitch) & 0xffff) | (0xCC << 16) | (1 << 24) | (1 << 25);
CMD = (XY_SRC_COPY_BLT_CMD | XY_SRC_COPY_BLT_WRITE_ALPHA |
- XY_SRC_COPY_BLT_WRITE_RGB);
+ XY_SRC_COPY_BLT_WRITE_RGB);
break;
default:
return;
* proper overlapping blits in that case. We don't really have a
* need for either at this stage.
*/
- assert (dst_pitch > 0 && src_pitch > 0);
+ assert(dst_pitch > 0 && src_pitch > 0);
if (!BEGIN_BATCH(8)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
OUT_BATCH((dst_y2 << 16) | dst_x2);
OUT_RELOC_FENCED(dst_buffer, I915_USAGE_2D_TARGET, dst_offset);
OUT_BATCH((src_y << 16) | src_x);
- OUT_BATCH(((int) src_pitch & 0xffff));
+ OUT_BATCH(((int)src_pitch & 0xffff));
OUT_RELOC_FENCED(src_buffer, I915_USAGE_2D_SOURCE, src_offset);
i915_set_flush_dirty(i915, I915_FLUSH_CACHE);
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_BLIT_H
#include "i915_context.h"
-extern void i915_copy_blit(struct i915_context *i915,
- unsigned cpp,
+extern void i915_copy_blit(struct i915_context *i915, unsigned cpp,
unsigned short src_pitch,
struct i915_winsys_buffer *src_buffer,
- unsigned src_offset,
- unsigned short dst_pitch,
+ unsigned src_offset, unsigned short dst_pitch,
struct i915_winsys_buffer *dst_buffer,
- unsigned dst_offset,
- short srcx, short srcy,
- short dstx, short dsty,
- short w, short h);
+ unsigned dst_offset, short srcx, short srcy,
+ short dstx, short dsty, short w, short h);
-extern void i915_fill_blit(struct i915_context *i915,
- unsigned cpp,
- unsigned rgba_mask,
- unsigned short dst_pitch,
+extern void i915_fill_blit(struct i915_context *i915, unsigned cpp,
+ unsigned rgba_mask, unsigned short dst_pitch,
struct i915_winsys_buffer *dst_buffer,
- unsigned dst_offset,
- short x, short y,
- short w, short h, unsigned color);
-
+ unsigned dst_offset, short x, short y, short w,
+ short h, unsigned color);
#endif
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Authors:
* Brian Paul
*/
-
#include "util/format/u_format.h"
#include "util/u_pack_color.h"
+#include "i915_batch.h"
#include "i915_context.h"
-#include "i915_screen.h"
#include "i915_reg.h"
-#include "i915_batch.h"
#include "i915_resource.h"
+#include "i915_screen.h"
#include "i915_state.h"
void
i915_clear_emit(struct pipe_context *pipe, unsigned buffers,
- const union pipe_color_union *color,
- double depth, unsigned stencil,
- unsigned destx, unsigned desty, unsigned width, unsigned height)
+ const union pipe_color_union *color, double depth,
+ unsigned stencil, unsigned destx, unsigned desty,
+ unsigned width, unsigned height)
{
struct i915_context *i915 = i915_context(pipe);
uint32_t clear_params, clear_color, clear_depth, clear_stencil,
- clear_color8888, packed_z_stencil;
+ clear_color8888, packed_z_stencil;
union util_color u_color;
float f_depth = depth;
struct i915_texture *cbuf_tex, *depth_tex;
clear_params |= CLEARPARAM_WRITE_DEPTH;
depth_tex = i915_texture(zbuf->texture);
- packed_z_stencil = util_pack_z_stencil(depth_tex->b.format, depth, stencil);
+ packed_z_stencil =
+ util_pack_z_stencil(depth_tex->b.format, depth, stencil);
if (util_format_get_blocksize(depth_tex->b.format) == 4) {
/* Avoid read-modify-write if there's no stencil. */
- if (buffers & PIPE_CLEAR_STENCIL
- || depth_tex->b.format != PIPE_FORMAT_Z24_UNORM_S8_UINT) {
+ if (buffers & PIPE_CLEAR_STENCIL ||
+ depth_tex->b.format != PIPE_FORMAT_Z24_UNORM_S8_UINT) {
clear_params |= CLEARPARAM_WRITE_STENCIL;
clear_stencil = packed_z_stencil >> 24;
}
depth_tex = i915_texture(zbuf->texture);
assert(depth_tex->b.format == PIPE_FORMAT_Z24_UNORM_S8_UINT);
- packed_z_stencil = util_pack_z_stencil(depth_tex->b.format, depth, stencil);
+ packed_z_stencil =
+ util_pack_z_stencil(depth_tex->b.format, depth, stencil);
depth_clear_bbp = 32;
clear_stencil = packed_z_stencil >> 24;
}
/* hw can't fastclear both depth and color if their bbp mismatch. */
- if (color_clear_bbp && depth_clear_bbp
- && color_clear_bbp != depth_clear_bbp) {
+ if (color_clear_bbp && depth_clear_bbp &&
+ color_clear_bbp != depth_clear_bbp) {
if (i915->hardware_dirty)
i915_emit_hardware_state(i915);
- if (!BEGIN_BATCH(1 + 2*(7 + 7))) {
+ if (!BEGIN_BATCH(1 + 2 * (7 + 7))) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
i915_emit_hardware_state(i915);
i915->vbo_flushed = 1;
- assert(BEGIN_BATCH(1 + 2*(7 + 7)));
+ assert(BEGIN_BATCH(1 + 2 * (7 + 7)));
}
OUT_BATCH(_3DSTATE_SCISSOR_ENABLE_CMD | DISABLE_SCISSOR_RECT);
void
i915_clear_blitter(struct pipe_context *pipe, unsigned buffers,
const struct pipe_scissor_state *scissor_state,
- const union pipe_color_union *color,
- double depth, unsigned stencil)
+ const union pipe_color_union *color, double depth,
+ unsigned stencil)
{
struct pipe_framebuffer_state *framebuffer =
&i915_context(pipe)->framebuffer;
if (buffers & PIPE_CLEAR_DEPTHSTENCIL) {
struct pipe_surface *ps = framebuffer->zsbuf;
pipe->clear_depth_stencil(pipe, ps, buffers & PIPE_CLEAR_DEPTHSTENCIL,
- depth, stencil,
- 0, 0, ps->width, ps->height, true);
+ depth, stencil, 0, 0, ps->width, ps->height,
+ true);
}
}
void
i915_clear_render(struct pipe_context *pipe, unsigned buffers,
const struct pipe_scissor_state *scissor_state,
- const union pipe_color_union *color,
- double depth, unsigned stencil)
+ const union pipe_color_union *color, double depth,
+ unsigned stencil)
{
struct i915_context *i915 = i915_context(pipe);
if (i915->dirty)
i915_update_derived(i915);
- i915_clear_emit(pipe, buffers, color, depth, stencil,
- 0, 0, i915->framebuffer.width, i915->framebuffer.height);
+ i915_clear_emit(pipe, buffers, color, depth, stencil, 0, 0,
+ i915->framebuffer.width, i915->framebuffer.height);
}
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#include "i915_context.h"
-#include "i915_state.h"
-#include "i915_screen.h"
-#include "i915_surface.h"
-#include "i915_query.h"
#include "i915_batch.h"
+#include "i915_query.h"
#include "i915_resource.h"
+#include "i915_screen.h"
+#include "i915_state.h"
+#include "i915_surface.h"
#include "draw/draw_context.h"
#include "pipe/p_defines.h"
+#include "pipe/p_screen.h"
#include "util/u_draw.h"
#include "util/u_inlines.h"
#include "util/u_memory.h"
#include "util/u_prim.h"
#include "util/u_upload_mgr.h"
-#include "pipe/p_screen.h"
-
DEBUG_GET_ONCE_BOOL_OPTION(i915_no_vbuf, "I915_NO_VBUF", FALSE)
-
/*
* Draw functions
*/
-
static void
i915_draw_vbo(struct pipe_context *pipe, const struct pipe_draw_info *info,
unsigned drawid_offset,
const void *mapped_indices = NULL;
unsigned i;
- if (!u_trim_pipe_prim(info->mode, (unsigned*)&draws[0].count))
+ if (!u_trim_pipe_prim(info->mode, (unsigned *)&draws[0].count))
return;
/*
* Map vertex buffers
*/
for (i = 0; i < i915->nr_vertex_buffers; i++) {
- const void *buf = i915->vertex_buffers[i].is_user_buffer ?
- i915->vertex_buffers[i].buffer.user : NULL;
+ const void *buf = i915->vertex_buffers[i].is_user_buffer
+ ? i915->vertex_buffers[i].buffer.user
+ : NULL;
if (!buf) {
if (!i915->vertex_buffers[i].buffer.resource)
continue;
mapped_indices = info->has_user_indices ? info->index.user : NULL;
if (!mapped_indices)
mapped_indices = i915_buffer(info->index.resource)->data;
- draw_set_indexes(draw,
- (ubyte *) mapped_indices,
- info->index_size, ~0);
+ draw_set_indexes(draw, (ubyte *)mapped_indices, info->index_size, ~0);
}
if (i915->constants[PIPE_SHADER_VERTEX])
- draw_set_mapped_constant_buffer(draw, PIPE_SHADER_VERTEX, 0,
- i915_buffer(i915->constants[PIPE_SHADER_VERTEX])->data,
- (i915->current.num_user_constants[PIPE_SHADER_VERTEX] *
- 4 * sizeof(float)));
+ draw_set_mapped_constant_buffer(
+ draw, PIPE_SHADER_VERTEX, 0,
+ i915_buffer(i915->constants[PIPE_SHADER_VERTEX])->data,
+ (i915->current.num_user_constants[PIPE_SHADER_VERTEX] * 4 *
+ sizeof(float)));
else
draw_set_mapped_constant_buffer(draw, PIPE_SHADER_VERTEX, 0, NULL, 0);
draw_flush(i915->draw);
}
-
/*
* Generic context functions
*/
-
-static void i915_destroy(struct pipe_context *pipe)
+static void
+i915_destroy(struct pipe_context *pipe)
{
struct i915_context *i915 = i915_context(pipe);
int i;
if (i915->base.stream_uploader)
u_upload_destroy(i915->base.stream_uploader);
- if(i915->batch)
+ if (i915->batch)
i915->iws->batchbuffer_destroy(i915->batch);
/* unbind framebuffer */
i915->base.draw_vbo = i915_draw_vbo;
/* init this before draw */
- slab_create(&i915->transfer_pool, sizeof(struct pipe_transfer),
- 16);
- slab_create(&i915->texture_transfer_pool, sizeof(struct i915_transfer),
- 16);
+ slab_create(&i915->transfer_pool, sizeof(struct pipe_transfer), 16);
+ slab_create(&i915->texture_transfer_pool, sizeof(struct i915_transfer), 16);
/* Batch stream debugging is a bit hacked up at the moment:
*/
- /**************************************************************************
- *
+/**************************************************************************
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_CONTEXT_H
#define I915_CONTEXT_H
-
#include "pipe/p_context.h"
#include "pipe/p_defines.h"
#include "pipe/p_state.h"
#include "util/slab.h"
#include "util/u_blitter.h"
-
struct i915_winsys;
struct i915_winsys_buffer;
struct i915_winsys_batchbuffer;
-
#define I915_TEX_UNITS 8
#define I915_DYNAMIC_MODES4 0
#define I915_DYNAMIC_SC_RECT_2 13
#define I915_MAX_DYNAMIC 14
-
-#define I915_IMMEDIATE_S0 0
-#define I915_IMMEDIATE_S1 1
-#define I915_IMMEDIATE_S2 2
-#define I915_IMMEDIATE_S3 3
-#define I915_IMMEDIATE_S4 4
-#define I915_IMMEDIATE_S5 5
-#define I915_IMMEDIATE_S6 6
-#define I915_IMMEDIATE_S7 7
-#define I915_MAX_IMMEDIATE 8
+#define I915_IMMEDIATE_S0 0
+#define I915_IMMEDIATE_S1 1
+#define I915_IMMEDIATE_S2 2
+#define I915_IMMEDIATE_S3 3
+#define I915_IMMEDIATE_S4 4
+#define I915_IMMEDIATE_S5 5
+#define I915_IMMEDIATE_S6 6
+#define I915_IMMEDIATE_S7 7
+#define I915_MAX_IMMEDIATE 8
/* These must mach the order of LI0_STATE_* bits, as they will be used
* to generate hardware packets:
*/
-#define I915_CACHE_STATIC 0
-#define I915_CACHE_DYNAMIC 1 /* handled specially */
-#define I915_CACHE_SAMPLER 2
-#define I915_CACHE_MAP 3
-#define I915_CACHE_PROGRAM 4
-#define I915_CACHE_CONSTANTS 5
-#define I915_MAX_CACHE 6
-
-#define I915_MAX_CONSTANT 32
+#define I915_CACHE_STATIC 0
+#define I915_CACHE_DYNAMIC 1 /* handled specially */
+#define I915_CACHE_SAMPLER 2
+#define I915_CACHE_MAP 3
+#define I915_CACHE_PROGRAM 4
+#define I915_CACHE_CONSTANTS 5
+#define I915_MAX_CACHE 6
+#define I915_MAX_CONSTANT 32
/** See constant_flags[] below */
#define I915_CONSTFLAG_USER 0x1f
-
/**
* Subclass of pipe_shader_state
*/
-struct i915_fragment_shader
-{
+struct i915_fragment_shader {
struct pipe_shader_state state;
struct tgsi_shader_info info;
int generic_mapping[I915_TEX_UNITS];
};
-
struct i915_cache_context;
/* Use to calculate differences between state emitted to hardware and
- * current driver-calculated state.
+ * current driver-calculated state.
*/
-struct i915_state
-{
+struct i915_state {
unsigned immediate[I915_MAX_IMMEDIATE];
unsigned dynamic[I915_MAX_DYNAMIC];
/* Reswizzle for OC writes in PIXEL_SHADER_PROGRAM, or 0 if unnecessary. */
uint32_t fixup_swizzle;
- /* Mapping from color buffer dst channels in HW to gallium API src channels. */
+ /* Mapping from color buffer dst channels in HW to gallium API src channels.
+ */
uint8_t color_swizzle[4];
- unsigned id; /* track lost context events */
+ unsigned id; /* track lost context events */
};
struct i915_blend_state {
unsigned LIS7;
unsigned sc[1];
- union { float f; unsigned u; } ds[2];
+ union {
+ float f;
+ unsigned u;
+ } ds[2];
};
struct i915_sampler_state {
struct pipe_surface templ;
uint32_t buf_info; /* _3DSTATE_BUF_INFO_CMD flags */
- /* PIXEL_SHADER_PROGRAM swizzle for OC buffer to handle the cbuf format (or 0 if none). */
+ /* PIXEL_SHADER_PROGRAM swizzle for OC buffer to handle the cbuf format (or 0
+ * if none). */
uint32_t oc_swizzle;
- /* cbuf swizzle from dst r/g/b/a channels in memory to channels of gallium API. */
+ /* cbuf swizzle from dst r/g/b/a channels in memory to channels of gallium
+ * API. */
uint8_t color_swizzle[4];
bool alpha_in_g : 1;
struct pipe_vertex_element velem[PIPE_MAX_ATTRIBS];
};
-
struct i915_context {
struct pipe_context base;
/* The most recent drawing state as set by the driver:
*/
- const struct i915_blend_state *blend;
- const struct i915_sampler_state *fragment_sampler[PIPE_MAX_SAMPLERS];
- struct pipe_sampler_state *vertex_samplers[PIPE_MAX_SAMPLERS];
- const struct i915_depth_stencil_state *depth_stencil;
- const struct i915_rasterizer_state *rasterizer;
+ const struct i915_blend_state *blend;
+ const struct i915_sampler_state *fragment_sampler[PIPE_MAX_SAMPLERS];
+ struct pipe_sampler_state *vertex_samplers[PIPE_MAX_SAMPLERS];
+ const struct i915_depth_stencil_state *depth_stencil;
+ const struct i915_rasterizer_state *rasterizer;
struct i915_fragment_shader *fs;
int queued_vertices;
/** blitter/hw-clear */
- struct blitter_context* blitter;
+ struct blitter_context *blitter;
};
/* A flag for each frontend state object:
#define I915_NEW_VS 0x10000
#define I915_NEW_COLOR_SWIZZLE 0x20000
-
/* Driver's internally generated state flags:
*/
-#define I915_NEW_VERTEX_FORMAT 0x10000
-
+#define I915_NEW_VERTEX_FORMAT 0x10000
/* Dirty flags for hardware emit
*/
-#define I915_HW_STATIC (1<<I915_CACHE_STATIC)
-#define I915_HW_DYNAMIC (1<<I915_CACHE_DYNAMIC)
-#define I915_HW_SAMPLER (1<<I915_CACHE_SAMPLER)
-#define I915_HW_MAP (1<<I915_CACHE_MAP)
-#define I915_HW_PROGRAM (1<<I915_CACHE_PROGRAM)
-#define I915_HW_CONSTANTS (1<<I915_CACHE_CONSTANTS)
-#define I915_HW_IMMEDIATE (1<<(I915_MAX_CACHE+0))
-#define I915_HW_INVARIANT (1<<(I915_MAX_CACHE+1))
-#define I915_HW_FLUSH (1<<(I915_MAX_CACHE+1))
+#define I915_HW_STATIC (1 << I915_CACHE_STATIC)
+#define I915_HW_DYNAMIC (1 << I915_CACHE_DYNAMIC)
+#define I915_HW_SAMPLER (1 << I915_CACHE_SAMPLER)
+#define I915_HW_MAP (1 << I915_CACHE_MAP)
+#define I915_HW_PROGRAM (1 << I915_CACHE_PROGRAM)
+#define I915_HW_CONSTANTS (1 << I915_CACHE_CONSTANTS)
+#define I915_HW_IMMEDIATE (1 << (I915_MAX_CACHE + 0))
+#define I915_HW_INVARIANT (1 << (I915_MAX_CACHE + 1))
+#define I915_HW_FLUSH (1 << (I915_MAX_CACHE + 1))
/* hw flush handling */
-#define I915_FLUSH_CACHE 1
-#define I915_PIPELINE_FLUSH 2
+#define I915_FLUSH_CACHE 1
+#define I915_PIPELINE_FLUSH 2
/* split up static state */
-#define I915_DST_BUF_COLOR 1
-#define I915_DST_BUF_DEPTH 2
-#define I915_DST_VARS 4
-#define I915_DST_RECT 8
+#define I915_DST_BUF_COLOR 1
+#define I915_DST_BUF_DEPTH 2
+#define I915_DST_VARS 4
+#define I915_DST_RECT 8
-static inline
-void i915_set_flush_dirty(struct i915_context *i915, unsigned flush)
+static inline void
+i915_set_flush_dirty(struct i915_context *i915, unsigned flush)
{
i915->hardware_dirty |= I915_HW_FLUSH;
i915->flush_dirty |= flush;
}
-
/***********************************************************************
- * i915_prim_emit.c:
+ * i915_prim_emit.c:
*/
-struct draw_stage *i915_draw_render_stage( struct i915_context *i915 );
-
+struct draw_stage *i915_draw_render_stage(struct i915_context *i915);
/***********************************************************************
- * i915_prim_vbuf.c:
+ * i915_prim_vbuf.c:
*/
-struct draw_stage *i915_draw_vbuf_stage( struct i915_context *i915 );
-
+struct draw_stage *i915_draw_vbuf_stage(struct i915_context *i915);
/***********************************************************************
- * i915_state_emit.c:
+ * i915_state_emit.c:
*/
-void i915_emit_hardware_state(struct i915_context *i915 );
-
-
+void i915_emit_hardware_state(struct i915_context *i915);
/***********************************************************************
- * i915_clear.c:
+ * i915_clear.c:
*/
void i915_clear_blitter(struct pipe_context *pipe, unsigned buffers,
const struct pipe_scissor_state *scissor_state,
- const union pipe_color_union *color,
- double depth, unsigned stencil);
+ const union pipe_color_union *color, double depth,
+ unsigned stencil);
void i915_clear_render(struct pipe_context *pipe, unsigned buffers,
const struct pipe_scissor_state *scissor_state,
- const union pipe_color_union *color,
- double depth, unsigned stencil);
+ const union pipe_color_union *color, double depth,
+ unsigned stencil);
void i915_clear_emit(struct pipe_context *pipe, unsigned buffers,
- const union pipe_color_union *color,
- double depth, unsigned stencil,
- unsigned destx, unsigned desty, unsigned width, unsigned height);
-
+ const union pipe_color_union *color, double depth,
+ unsigned stencil, unsigned destx, unsigned desty,
+ unsigned width, unsigned height);
/***********************************************************************
- *
+ *
*/
-void i915_init_state_functions( struct i915_context *i915 );
-void i915_init_flush_functions( struct i915_context *i915 );
-void i915_init_string_functions( struct i915_context *i915 );
-
+void i915_init_state_functions(struct i915_context *i915);
+void i915_init_flush_functions(struct i915_context *i915);
+void i915_init_string_functions(struct i915_context *i915);
/************************************************************************
* i915_context.c
*/
-struct pipe_context *i915_create_context(struct pipe_screen *screen,
- void *priv, unsigned flags);
-
+struct pipe_context *i915_create_context(struct pipe_screen *screen, void *priv,
+ unsigned flags);
/***********************************************************************
* Inline conversion functions. These are better-typed than the
* macros used previously:
*/
static inline struct i915_context *
-i915_context( struct pipe_context *pipe )
+i915_context(struct pipe_context *pipe)
{
return (struct i915_context *)pipe;
}
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-#include "i915_reg.h"
-#include "i915_context.h"
-#include "i915_screen.h"
#include "i915_debug.h"
-#include "i915_debug_private.h"
-#include "i915_batch.h"
-#include "util/u_debug.h"
#include "util/log.h"
#include "util/ralloc.h"
-
+#include "util/u_debug.h"
+#include "i915_batch.h"
+#include "i915_context.h"
+#include "i915_debug_private.h"
+#include "i915_reg.h"
+#include "i915_screen.h"
static const struct debug_named_value i915_debug_options[] = {
- {"blit", DBG_BLIT, "Print when using the 2d blitter"},
- {"emit", DBG_EMIT, "State emit information"},
- {"atoms", DBG_ATOMS, "Print dirty state atoms"},
- {"flush", DBG_FLUSH, "Flushing information"},
- {"texture", DBG_TEXTURE, "Texture information"},
+ {"blit", DBG_BLIT, "Print when using the 2d blitter"},
+ {"emit", DBG_EMIT, "State emit information"},
+ {"atoms", DBG_ATOMS, "Print dirty state atoms"},
+ {"flush", DBG_FLUSH, "Flushing information"},
+ {"texture", DBG_TEXTURE, "Texture information"},
{"constants", DBG_CONSTANTS, "Constant buffers"},
- DEBUG_NAMED_VALUE_END
-};
+ DEBUG_NAMED_VALUE_END};
unsigned i915_debug = 0;
DEBUG_GET_ONCE_BOOL_OPTION(i915_lie, "I915_LIE", TRUE)
DEBUG_GET_ONCE_BOOL_OPTION(i915_use_blitter, "I915_USE_BLITTER", TRUE)
-void i915_debug_init(struct i915_screen *is)
+void
+i915_debug_init(struct i915_screen *is)
{
i915_debug = debug_get_option_i915_debug();
is->debug.tiling = !debug_get_option_i915_no_tiling();
is->debug.use_blitter = debug_get_option_i915_use_blitter();
}
-
-
/***********************************************************************
* Batchbuffer dumping
*/
-
-static boolean debug( struct debug_stream *stream, const char *name, unsigned len )
+static boolean
+debug(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned i;
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
-
+
if (len == 0) {
mesa_logi("Error - zero length packet (0x%08x)", stream->ptr[0]);
assert(0);
if (stream->print_addresses)
mesa_logi("%08x: ", stream->offset);
-
mesa_logi("%s (%d dwords):", name, len);
for (i = 0; i < len; i++)
- mesa_logi("\t0x%08x", ptr[i]);
+ mesa_logi("\t0x%08x", ptr[i]);
mesa_logi("%s", "");
stream->offset += len * sizeof(unsigned);
-
+
return TRUE;
}
-
-static const char *get_prim_name( unsigned val )
+static const char *
+get_prim_name(unsigned val)
{
switch (val & PRIM3D_MASK) {
- case PRIM3D_TRILIST: return "TRILIST"; break;
- case PRIM3D_TRISTRIP: return "TRISTRIP"; break;
- case PRIM3D_TRISTRIP_RVRSE: return "TRISTRIP_RVRSE"; break;
- case PRIM3D_TRIFAN: return "TRIFAN"; break;
- case PRIM3D_POLY: return "POLY"; break;
- case PRIM3D_LINELIST: return "LINELIST"; break;
- case PRIM3D_LINESTRIP: return "LINESTRIP"; break;
- case PRIM3D_RECTLIST: return "RECTLIST"; break;
- case PRIM3D_POINTLIST: return "POINTLIST"; break;
- case PRIM3D_DIB: return "DIB"; break;
- case PRIM3D_CLEAR_RECT: return "CLEAR_RECT"; break;
- case PRIM3D_ZONE_INIT: return "ZONE_INIT"; break;
- default: return "????"; break;
+ case PRIM3D_TRILIST:
+ return "TRILIST";
+ break;
+ case PRIM3D_TRISTRIP:
+ return "TRISTRIP";
+ break;
+ case PRIM3D_TRISTRIP_RVRSE:
+ return "TRISTRIP_RVRSE";
+ break;
+ case PRIM3D_TRIFAN:
+ return "TRIFAN";
+ break;
+ case PRIM3D_POLY:
+ return "POLY";
+ break;
+ case PRIM3D_LINELIST:
+ return "LINELIST";
+ break;
+ case PRIM3D_LINESTRIP:
+ return "LINESTRIP";
+ break;
+ case PRIM3D_RECTLIST:
+ return "RECTLIST";
+ break;
+ case PRIM3D_POINTLIST:
+ return "POINTLIST";
+ break;
+ case PRIM3D_DIB:
+ return "DIB";
+ break;
+ case PRIM3D_CLEAR_RECT:
+ return "CLEAR_RECT";
+ break;
+ case PRIM3D_ZONE_INIT:
+ return "ZONE_INIT";
+ break;
+ default:
+ return "????";
+ break;
}
}
-static boolean debug_prim( struct debug_stream *stream, const char *name,
- boolean dump_floats,
- unsigned len )
+static boolean
+debug_prim(struct debug_stream *stream, const char *name, boolean dump_floats,
+ unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
- const char *prim = get_prim_name( ptr[0] );
+ const char *prim = get_prim_name(ptr[0]);
unsigned i;
-
-
mesa_logi("%s %s (%d dwords):", name, prim, len);
- mesa_logi("\t0x%08x", ptr[0]);
+ mesa_logi("\t0x%08x", ptr[0]);
for (i = 1; i < len; i++) {
if (dump_floats)
- mesa_logi("\t0x%08x // %f", ptr[i], *(float *)&ptr[i]);
+ mesa_logi("\t0x%08x // %f", ptr[i], *(float *)&ptr[i]);
else
- mesa_logi("\t0x%08x", ptr[i]);
+ mesa_logi("\t0x%08x", ptr[i]);
}
mesa_logi("%s", "");
stream->offset += len * sizeof(unsigned);
-
+
return TRUE;
}
-
-
-
-static boolean debug_program( struct debug_stream *stream, const char *name, unsigned len )
+static boolean
+debug_program(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
mesa_logi("%08x: ", stream->offset);
mesa_logi("%s (%d dwords):", name, len);
- i915_disassemble_program( ptr, len );
+ i915_disassemble_program(ptr, len);
stream->offset += len * sizeof(unsigned);
return TRUE;
}
-
-static boolean debug_chain( struct debug_stream *stream, const char *name, unsigned len )
+static boolean
+debug_chain(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned old_offset = stream->offset + len * sizeof(unsigned);
mesa_logi("%s (%d dwords):", name, len);
for (i = 0; i < len; i++)
- mesa_logi("\t0x%08x", ptr[i]);
+ mesa_logi("\t0x%08x", ptr[i]);
stream->offset = ptr[1] & ~0x3;
-
+
if (stream->offset < old_offset)
- mesa_logi("... skipping backwards from 0x%x --> 0x%x ...",
- old_offset, stream->offset );
+ mesa_logi("... skipping backwards from 0x%x --> 0x%x ...", old_offset,
+ stream->offset);
else
- mesa_logi("... skipping from 0x%x --> 0x%x ...",
- old_offset, stream->offset );
-
+ mesa_logi("... skipping from 0x%x --> 0x%x ...", old_offset,
+ stream->offset);
return TRUE;
}
-
-static boolean debug_variable_length_prim( struct debug_stream *stream )
+static boolean
+debug_variable_length_prim(struct debug_stream *stream)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
- const char *prim = get_prim_name( ptr[0] );
+ const char *prim = get_prim_name(ptr[0]);
unsigned i, len;
- ushort *idx = (ushort *)(ptr+1);
+ ushort *idx = (ushort *)(ptr + 1);
for (i = 0; idx[i] != 0xffff; i++)
;
- len = 1+(i+2)/2;
+ len = 1 + (i + 2) / 2;
- mesa_logi("3DPRIM, %s variable length %d indicies (%d dwords):", prim, i, len);
+ mesa_logi("3DPRIM, %s variable length %d indicies (%d dwords):", prim, i,
+ len);
for (i = 0; i < len; i++)
- mesa_logi("\t0x%08x", ptr[i]);
+ mesa_logi("\t0x%08x", ptr[i]);
mesa_logi("%s", "");
stream->offset += len * sizeof(unsigned);
return TRUE;
}
-
static void
-BITS(
- struct debug_stream *stream,
- unsigned dw,
- unsigned hi,
- unsigned lo,
- const char *fmt,
- ... )
+BITS(struct debug_stream *stream, unsigned dw, unsigned hi, unsigned lo,
+ const char *fmt, ...)
{
- va_list args;
+ va_list args;
unsigned himask = 0xFFFFFFFFUL >> (31 - (hi));
- va_start( args, fmt );
+ va_start(args, fmt);
char *out = ralloc_vasprintf(NULL, fmt, args);
- va_end( args );
+ va_end(args);
mesa_logi("\t\t %s : 0x%x", out, ((dw)&himask) >> (lo));
ralloc_free(out);
}
-#define MBZ( dw, hi, lo) do { \
- unsigned x = (dw) >> (lo); \
- unsigned lomask = (1 << (lo)) - 1; \
- unsigned himask; \
- himask = (1UL << (hi)) - 1; \
- assert ((x & himask & ~lomask) == 0); \
-} while (0)
+#define MBZ(dw, hi, lo) \
+ do { \
+ unsigned x = (dw) >> (lo); \
+ unsigned lomask = (1 << (lo)) - 1; \
+ unsigned himask; \
+ himask = (1UL << (hi)) - 1; \
+ assert((x & himask & ~lomask) == 0); \
+ } while (0)
static void
-FLAG(
- struct debug_stream *stream,
- unsigned dw,
- unsigned bit,
- const char *fmt,
- ... )
+FLAG(struct debug_stream *stream, unsigned dw, unsigned bit, const char *fmt,
+ ...)
{
if (((dw) >> (bit)) & 1) {
va_list args;
- va_start( args, fmt );
+ va_start(args, fmt);
char *out = ralloc_vasprintf(NULL, fmt, args);
- va_end( args );
+ va_end(args);
mesa_logi("\t\t %s", out);
}
}
-static boolean debug_load_immediate( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_load_immediate(struct debug_stream *stream, const char *name,
+ unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned bits = (ptr[0] >> 4) & 0xff;
unsigned j = 0;
-
+
mesa_logi("%s (%d dwords, flags: %x):", name, len, bits);
- mesa_logi("\t0x%08x", ptr[j++]);
+ mesa_logi("\t0x%08x", ptr[j++]);
- if (bits & (1<<0)) {
+ if (bits & (1 << 0)) {
mesa_logi("\t LIS0: 0x%08x", ptr[j]);
mesa_logi("\t vb address: 0x%08x", (ptr[j] & ~0x3));
BITS(stream, ptr[j], 0, 0, "vb invalidate disable");
j++;
}
- if (bits & (1<<1)) {
+ if (bits & (1 << 1)) {
mesa_logi("\t LIS1: 0x%08x", ptr[j]);
BITS(stream, ptr[j], 29, 24, "vb dword width");
BITS(stream, ptr[j], 21, 16, "vb dword pitch");
BITS(stream, ptr[j], 15, 0, "vb max index");
j++;
}
- if (bits & (1<<2)) {
+ if (bits & (1 << 2)) {
int i;
mesa_logi("\t LIS2: 0x%08x", ptr[j]);
for (i = 0; i < 8; i++) {
- unsigned tc = (ptr[j] >> (i * 4)) & 0xf;
- if (tc != 0xf)
- BITS(stream, tc, 3, 0, "tex coord %d", i);
+ unsigned tc = (ptr[j] >> (i * 4)) & 0xf;
+ if (tc != 0xf)
+ BITS(stream, tc, 3, 0, "tex coord %d", i);
}
j++;
}
- if (bits & (1<<3)) {
+ if (bits & (1 << 3)) {
mesa_logi("\t LIS3: 0x%08x", ptr[j]);
j++;
}
- if (bits & (1<<4)) {
+ if (bits & (1 << 4)) {
mesa_logi("\t LIS4: 0x%08x", ptr[j]);
BITS(stream, ptr[j], 31, 23, "point width");
BITS(stream, ptr[j], 22, 19, "line width");
FLAG(stream, ptr[j], 0, "antialiasing");
j++;
}
- if (bits & (1<<5)) {
+ if (bits & (1 << 5)) {
mesa_logi("\t LIS5: 0x%08x", ptr[j]);
BITS(stream, ptr[j], 31, 28, "rgba write disables");
- FLAG(stream, ptr[j], 27, "force dflt point width");
- FLAG(stream, ptr[j], 26, "last pixel enable");
- FLAG(stream, ptr[j], 25, "global z offset enable");
- FLAG(stream, ptr[j], 24, "fog enable");
+ FLAG(stream, ptr[j], 27, "force dflt point width");
+ FLAG(stream, ptr[j], 26, "last pixel enable");
+ FLAG(stream, ptr[j], 25, "global z offset enable");
+ FLAG(stream, ptr[j], 24, "fog enable");
BITS(stream, ptr[j], 23, 16, "stencil ref");
BITS(stream, ptr[j], 15, 13, "stencil test");
BITS(stream, ptr[j], 12, 10, "stencil fail op");
- BITS(stream, ptr[j], 9, 7, "stencil pass z fail op");
- BITS(stream, ptr[j], 6, 4, "stencil pass z pass op");
- FLAG(stream, ptr[j], 3, "stencil write enable");
- FLAG(stream, ptr[j], 2, "stencil test enable");
- FLAG(stream, ptr[j], 1, "color dither enable");
- FLAG(stream, ptr[j], 0, "logiop enable");
+ BITS(stream, ptr[j], 9, 7, "stencil pass z fail op");
+ BITS(stream, ptr[j], 6, 4, "stencil pass z pass op");
+ FLAG(stream, ptr[j], 3, "stencil write enable");
+ FLAG(stream, ptr[j], 2, "stencil test enable");
+ FLAG(stream, ptr[j], 1, "color dither enable");
+ FLAG(stream, ptr[j], 0, "logiop enable");
j++;
}
- if (bits & (1<<6)) {
+ if (bits & (1 << 6)) {
mesa_logi("\t LIS6: 0x%08x", ptr[j]);
- FLAG(stream, ptr[j], 31, "alpha test enable");
- BITS(stream, ptr[j], 30, 28, "alpha func");
- BITS(stream, ptr[j], 27, 20, "alpha ref");
- FLAG(stream, ptr[j], 19, "depth test enable");
- BITS(stream, ptr[j], 18, 16, "depth func");
- FLAG(stream, ptr[j], 15, "blend enable");
- BITS(stream, ptr[j], 14, 12, "blend func");
- BITS(stream, ptr[j], 11, 8, "blend src factor");
- BITS(stream, ptr[j], 7, 4, "blend dst factor");
- FLAG(stream, ptr[j], 3, "depth write enable");
- FLAG(stream, ptr[j], 2, "color write enable");
- BITS(stream, ptr[j], 1, 0, "provoking vertex");
+ FLAG(stream, ptr[j], 31, "alpha test enable");
+ BITS(stream, ptr[j], 30, 28, "alpha func");
+ BITS(stream, ptr[j], 27, 20, "alpha ref");
+ FLAG(stream, ptr[j], 19, "depth test enable");
+ BITS(stream, ptr[j], 18, 16, "depth func");
+ FLAG(stream, ptr[j], 15, "blend enable");
+ BITS(stream, ptr[j], 14, 12, "blend func");
+ BITS(stream, ptr[j], 11, 8, "blend src factor");
+ BITS(stream, ptr[j], 7, 4, "blend dst factor");
+ FLAG(stream, ptr[j], 3, "depth write enable");
+ FLAG(stream, ptr[j], 2, "color write enable");
+ BITS(stream, ptr[j], 1, 0, "provoking vertex");
j++;
}
-
mesa_logi("%s", "");
assert(j == len);
stream->offset += len * sizeof(unsigned);
-
+
return TRUE;
}
-
-
-static boolean debug_load_indirect( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_load_indirect(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned bits = (ptr[0] >> 8) & 0x3f;
unsigned i, j = 0;
-
+
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
+ mesa_logi("\t0x%08x", ptr[j++]);
for (i = 0; i < 6; i++) {
- if (bits & (1<<i)) {
- switch (1<<(8+i)) {
- case LI0_STATE_STATIC_INDIRECT:
- mesa_logi(" STATIC: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- mesa_logi(" 0x%08x", ptr[j++]);
- break;
- case LI0_STATE_DYNAMIC_INDIRECT:
- mesa_logi(" DYNAMIC: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- break;
- case LI0_STATE_SAMPLER:
- mesa_logi(" SAMPLER: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- mesa_logi(" 0x%08x", ptr[j++]);
- break;
- case LI0_STATE_MAP:
- mesa_logi(" MAP: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- mesa_logi(" 0x%08x", ptr[j++]);
- break;
- case LI0_STATE_PROGRAM:
- mesa_logi(" PROGRAM: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- mesa_logi(" 0x%08x", ptr[j++]);
- break;
- case LI0_STATE_CONSTANTS:
- mesa_logi(" CONSTANTS: 0x%08x | %x", ptr[j]&~3, ptr[j]&3); j++;
- mesa_logi(" 0x%08x", ptr[j++]);
- break;
- default:
- assert(0);
- break;
- }
+ if (bits & (1 << i)) {
+ switch (1 << (8 + i)) {
+ case LI0_STATE_STATIC_INDIRECT:
+ mesa_logi(" STATIC: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ mesa_logi(" 0x%08x", ptr[j++]);
+ break;
+ case LI0_STATE_DYNAMIC_INDIRECT:
+ mesa_logi(" DYNAMIC: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ break;
+ case LI0_STATE_SAMPLER:
+ mesa_logi(" SAMPLER: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ mesa_logi(" 0x%08x", ptr[j++]);
+ break;
+ case LI0_STATE_MAP:
+ mesa_logi(" MAP: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ mesa_logi(" 0x%08x", ptr[j++]);
+ break;
+ case LI0_STATE_PROGRAM:
+ mesa_logi(" PROGRAM: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ mesa_logi(" 0x%08x", ptr[j++]);
+ break;
+ case LI0_STATE_CONSTANTS:
+ mesa_logi(" CONSTANTS: 0x%08x | %x", ptr[j] & ~3, ptr[j] & 3);
+ j++;
+ mesa_logi(" 0x%08x", ptr[j++]);
+ break;
+ default:
+ assert(0);
+ break;
+ }
}
}
mesa_logi("%s", "");
-
assert(j == len);
stream->offset += len * sizeof(unsigned);
-
+
return TRUE;
}
-
-static void BR13( struct debug_stream *stream,
- unsigned val )
+
+static void
+BR13(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x", val);
+ mesa_logi("\t0x%08x", val);
FLAG(stream, val, 30, "clipping enable");
BITS(stream, val, 25, 24, "color depth (3==32bpp)");
BITS(stream, val, 23, 16, "raster op");
- BITS(stream, val, 15, 0, "dest pitch");
+ BITS(stream, val, 15, 0, "dest pitch");
}
-
-static void BR22( struct debug_stream *stream,
- unsigned val )
+static void
+BR22(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x", val);
+ mesa_logi("\t0x%08x", val);
BITS(stream, val, 31, 16, "dest y1");
- BITS(stream, val, 15, 0, "dest x1");
+ BITS(stream, val, 15, 0, "dest x1");
}
-static void BR23( struct debug_stream *stream,
- unsigned val )
+static void
+BR23(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x", val);
+ mesa_logi("\t0x%08x", val);
BITS(stream, val, 31, 16, "dest y2");
- BITS(stream, val, 15, 0, "dest x2");
+ BITS(stream, val, 15, 0, "dest x2");
}
-static void BR09( struct debug_stream *stream,
- unsigned val )
+static void
+BR09(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x -- dest address", val);
+ mesa_logi("\t0x%08x -- dest address", val);
}
-static void BR26( struct debug_stream *stream,
- unsigned val )
+static void
+BR26(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x", val);
+ mesa_logi("\t0x%08x", val);
BITS(stream, val, 31, 16, "src y1");
- BITS(stream, val, 15, 0, "src x1");
+ BITS(stream, val, 15, 0, "src x1");
}
-static void BR11( struct debug_stream *stream,
- unsigned val )
+static void
+BR11(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x", val);
- BITS(stream, val, 15, 0, "src pitch");
+ mesa_logi("\t0x%08x", val);
+ BITS(stream, val, 15, 0, "src pitch");
}
-static void BR12( struct debug_stream *stream,
- unsigned val )
+static void
+BR12(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x -- src address", val);
+ mesa_logi("\t0x%08x -- src address", val);
}
-static void BR16( struct debug_stream *stream,
- unsigned val )
+static void
+BR16(struct debug_stream *stream, unsigned val)
{
- mesa_logi("\t0x%08x -- color", val);
+ mesa_logi("\t0x%08x -- color", val);
}
-
-static boolean debug_copy_blit( struct debug_stream *stream,
- const char *name,
- unsigned len )
+
+static boolean
+debug_copy_blit(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
int j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
-
+ mesa_logi("\t0x%08x", ptr[j++]);
+
BR13(stream, ptr[j++]);
BR22(stream, ptr[j++]);
BR23(stream, ptr[j++]);
return TRUE;
}
-static boolean debug_color_blit( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_color_blit(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
int j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
+ mesa_logi("\t0x%08x", ptr[j++]);
BR13(stream, ptr[j++]);
BR22(stream, ptr[j++]);
return TRUE;
}
-static boolean debug_modes4( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_modes4(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
int j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j]);
+ mesa_logi("\t0x%08x", ptr[j]);
BITS(stream, ptr[j], 21, 18, "logicop func");
FLAG(stream, ptr[j], 17, "stencil test mask modify-enable");
FLAG(stream, ptr[j], 16, "stencil write mask modify-enable");
BITS(stream, ptr[j], 15, 8, "stencil test mask");
- BITS(stream, ptr[j], 7, 0, "stencil write mask");
+ BITS(stream, ptr[j], 7, 0, "stencil write mask");
j++;
stream->offset += len * sizeof(unsigned);
return TRUE;
}
-static boolean debug_map_state( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_map_state(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
-
+ mesa_logi("\t0x%08x", ptr[j++]);
+
{
- mesa_logi("\t0x%08x", ptr[j]);
- BITS(stream, ptr[j], 15, 0, "map mask");
+ mesa_logi("\t0x%08x", ptr[j]);
+ BITS(stream, ptr[j], 15, 0, "map mask");
j++;
}
while (j < len) {
{
- mesa_logi("\t TMn.0: 0x%08x", ptr[j]);
- mesa_logi("\t map address: 0x%08x", (ptr[j] & ~0x3));
- FLAG(stream, ptr[j], 1, "vertical line stride");
- FLAG(stream, ptr[j], 0, "vertical line stride offset");
- j++;
+ mesa_logi("\t TMn.0: 0x%08x", ptr[j]);
+ mesa_logi("\t map address: 0x%08x", (ptr[j] & ~0x3));
+ FLAG(stream, ptr[j], 1, "vertical line stride");
+ FLAG(stream, ptr[j], 0, "vertical line stride offset");
+ j++;
}
{
- mesa_logi("\t TMn.1: 0x%08x", ptr[j]);
- BITS(stream, ptr[j], 31, 21, "height");
- BITS(stream, ptr[j], 20, 10, "width");
- BITS(stream, ptr[j], 9, 7, "surface format");
- BITS(stream, ptr[j], 6, 3, "texel format");
- FLAG(stream, ptr[j], 2, "use fence regs");
- FLAG(stream, ptr[j], 1, "tiled surface");
- FLAG(stream, ptr[j], 0, "tile walk ymajor");
- j++;
+ mesa_logi("\t TMn.1: 0x%08x", ptr[j]);
+ BITS(stream, ptr[j], 31, 21, "height");
+ BITS(stream, ptr[j], 20, 10, "width");
+ BITS(stream, ptr[j], 9, 7, "surface format");
+ BITS(stream, ptr[j], 6, 3, "texel format");
+ FLAG(stream, ptr[j], 2, "use fence regs");
+ FLAG(stream, ptr[j], 1, "tiled surface");
+ FLAG(stream, ptr[j], 0, "tile walk ymajor");
+ j++;
}
{
- mesa_logi("\t TMn.2: 0x%08x", ptr[j]);
- BITS(stream, ptr[j], 31, 21, "dword pitch");
- BITS(stream, ptr[j], 20, 15, "cube face enables");
- BITS(stream, ptr[j], 14, 9, "max lod");
- FLAG(stream, ptr[j], 8, "mip layout right");
- BITS(stream, ptr[j], 7, 0, "depth");
- j++;
+ mesa_logi("\t TMn.2: 0x%08x", ptr[j]);
+ BITS(stream, ptr[j], 31, 21, "dword pitch");
+ BITS(stream, ptr[j], 20, 15, "cube face enables");
+ BITS(stream, ptr[j], 14, 9, "max lod");
+ FLAG(stream, ptr[j], 8, "mip layout right");
+ BITS(stream, ptr[j], 7, 0, "depth");
+ j++;
}
}
return TRUE;
}
-static boolean debug_sampler_state( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_sampler_state(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
-
+ mesa_logi("\t0x%08x", ptr[j++]);
+
{
- mesa_logi("\t0x%08x", ptr[j]);
- BITS(stream, ptr[j], 15, 0, "sampler mask");
+ mesa_logi("\t0x%08x", ptr[j]);
+ BITS(stream, ptr[j], 15, 0, "sampler mask");
j++;
}
while (j < len) {
{
- mesa_logi("\t TSn.0: 0x%08x", ptr[j]);
- FLAG(stream, ptr[j], 31, "reverse gamma");
- FLAG(stream, ptr[j], 30, "planar to packed");
- FLAG(stream, ptr[j], 29, "yuv->rgb");
- BITS(stream, ptr[j], 28, 27, "chromakey index");
- BITS(stream, ptr[j], 26, 22, "base mip level");
- BITS(stream, ptr[j], 21, 20, "mip mode filter");
- BITS(stream, ptr[j], 19, 17, "mag mode filter");
- BITS(stream, ptr[j], 16, 14, "min mode filter");
- BITS(stream, ptr[j], 13, 5, "lod bias (s4.4)");
- FLAG(stream, ptr[j], 4, "shadow enable");
- FLAG(stream, ptr[j], 3, "max-aniso-4");
- BITS(stream, ptr[j], 2, 0, "shadow func");
- j++;
+ mesa_logi("\t TSn.0: 0x%08x", ptr[j]);
+ FLAG(stream, ptr[j], 31, "reverse gamma");
+ FLAG(stream, ptr[j], 30, "planar to packed");
+ FLAG(stream, ptr[j], 29, "yuv->rgb");
+ BITS(stream, ptr[j], 28, 27, "chromakey index");
+ BITS(stream, ptr[j], 26, 22, "base mip level");
+ BITS(stream, ptr[j], 21, 20, "mip mode filter");
+ BITS(stream, ptr[j], 19, 17, "mag mode filter");
+ BITS(stream, ptr[j], 16, 14, "min mode filter");
+ BITS(stream, ptr[j], 13, 5, "lod bias (s4.4)");
+ FLAG(stream, ptr[j], 4, "shadow enable");
+ FLAG(stream, ptr[j], 3, "max-aniso-4");
+ BITS(stream, ptr[j], 2, 0, "shadow func");
+ j++;
}
{
- mesa_logi("\t TSn.1: 0x%08x", ptr[j]);
- BITS(stream, ptr[j], 31, 24, "min lod");
- MBZ( ptr[j], 23, 18 );
- FLAG(stream, ptr[j], 17, "kill pixel enable");
- FLAG(stream, ptr[j], 16, "keyed tex filter mode");
- FLAG(stream, ptr[j], 15, "chromakey enable");
- BITS(stream, ptr[j], 14, 12, "tcx wrap mode");
- BITS(stream, ptr[j], 11, 9, "tcy wrap mode");
- BITS(stream, ptr[j], 8, 6, "tcz wrap mode");
- FLAG(stream, ptr[j], 5, "normalized coords");
- BITS(stream, ptr[j], 4, 1, "map (surface) index");
- FLAG(stream, ptr[j], 0, "EAST deinterlacer enable");
- j++;
+ mesa_logi("\t TSn.1: 0x%08x", ptr[j]);
+ BITS(stream, ptr[j], 31, 24, "min lod");
+ MBZ(ptr[j], 23, 18);
+ FLAG(stream, ptr[j], 17, "kill pixel enable");
+ FLAG(stream, ptr[j], 16, "keyed tex filter mode");
+ FLAG(stream, ptr[j], 15, "chromakey enable");
+ BITS(stream, ptr[j], 14, 12, "tcx wrap mode");
+ BITS(stream, ptr[j], 11, 9, "tcy wrap mode");
+ BITS(stream, ptr[j], 8, 6, "tcz wrap mode");
+ FLAG(stream, ptr[j], 5, "normalized coords");
+ BITS(stream, ptr[j], 4, 1, "map (surface) index");
+ FLAG(stream, ptr[j], 0, "EAST deinterlacer enable");
+ j++;
}
{
- mesa_logi("\t TSn.2: 0x%08x (default color)", ptr[j]);
- j++;
+ mesa_logi("\t TSn.2: 0x%08x (default color)", ptr[j]);
+ j++;
}
}
return TRUE;
}
-static boolean debug_dest_vars( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_dest_vars(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
int j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
+ mesa_logi("\t0x%08x", ptr[j++]);
{
- mesa_logi("\t0x%08x", ptr[j]);
- FLAG(stream, ptr[j], 31, "early classic ztest");
- FLAG(stream, ptr[j], 30, "opengl tex default color");
- FLAG(stream, ptr[j], 29, "bypass iz");
- FLAG(stream, ptr[j], 28, "lod preclamp");
+ mesa_logi("\t0x%08x", ptr[j]);
+ FLAG(stream, ptr[j], 31, "early classic ztest");
+ FLAG(stream, ptr[j], 30, "opengl tex default color");
+ FLAG(stream, ptr[j], 29, "bypass iz");
+ FLAG(stream, ptr[j], 28, "lod preclamp");
BITS(stream, ptr[j], 27, 26, "dither pattern");
- FLAG(stream, ptr[j], 25, "linear gamma blend");
- FLAG(stream, ptr[j], 24, "debug dither");
+ FLAG(stream, ptr[j], 25, "linear gamma blend");
+ FLAG(stream, ptr[j], 24, "debug dither");
BITS(stream, ptr[j], 23, 20, "dstorg x");
BITS(stream, ptr[j], 19, 16, "dstorg y");
- MBZ (ptr[j], 15, 15 );
+ MBZ(ptr[j], 15, 15);
BITS(stream, ptr[j], 14, 12, "422 write select");
- BITS(stream, ptr[j], 11, 8, "cbuf format");
- BITS(stream, ptr[j], 3, 2, "zbuf format");
- FLAG(stream, ptr[j], 1, "vert line stride");
- FLAG(stream, ptr[j], 1, "vert line stride offset");
+ BITS(stream, ptr[j], 11, 8, "cbuf format");
+ BITS(stream, ptr[j], 3, 2, "zbuf format");
+ FLAG(stream, ptr[j], 1, "vert line stride");
+ FLAG(stream, ptr[j], 1, "vert line stride offset");
j++;
}
-
+
stream->offset += len * sizeof(unsigned);
assert(j == len);
return TRUE;
}
-static boolean debug_buf_info( struct debug_stream *stream,
- const char *name,
- unsigned len )
+static boolean
+debug_buf_info(struct debug_stream *stream, const char *name, unsigned len)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
int j = 0;
mesa_logi("%s (%d dwords):", name, len);
- mesa_logi("\t0x%08x", ptr[j++]);
+ mesa_logi("\t0x%08x", ptr[j++]);
{
- mesa_logi("\t0x%08x", ptr[j]);
+ mesa_logi("\t0x%08x", ptr[j]);
BITS(stream, ptr[j], 28, 28, "aux buffer id");
BITS(stream, ptr[j], 27, 24, "buffer id (7=depth, 3=back)");
- FLAG(stream, ptr[j], 23, "use fence regs");
- FLAG(stream, ptr[j], 22, "tiled surface");
- FLAG(stream, ptr[j], 21, "tile walk ymajor");
- MBZ (ptr[j], 20, 14);
- BITS(stream, ptr[j], 13, 2, "dword pitch");
- MBZ (ptr[j], 2, 0);
+ FLAG(stream, ptr[j], 23, "use fence regs");
+ FLAG(stream, ptr[j], 22, "tiled surface");
+ FLAG(stream, ptr[j], 21, "tile walk ymajor");
+ MBZ(ptr[j], 20, 14);
+ BITS(stream, ptr[j], 13, 2, "dword pitch");
+ MBZ(ptr[j], 2, 0);
j++;
}
-
- mesa_logi("\t0x%08x -- buffer base address", ptr[j++]);
+
+ mesa_logi("\t0x%08x -- buffer base address", ptr[j++]);
stream->offset += len * sizeof(unsigned);
assert(j == len);
return TRUE;
}
-static boolean i915_debug_packet( struct debug_stream *stream )
+static boolean
+i915_debug_packet(struct debug_stream *stream)
{
unsigned *ptr = (unsigned *)(stream->ptr + stream->offset);
unsigned cmd = *ptr;
-
+
switch (((cmd >> 29) & 0x7)) {
case 0x0:
switch ((cmd >> 23) & 0x3f) {
case 0x0:
- return debug(stream, "MI_NOOP", 1);
+ return debug(stream, "MI_NOOP", 1);
case 0x3:
- return debug(stream, "MI_WAIT_FOR_EVENT", 1);
+ return debug(stream, "MI_WAIT_FOR_EVENT", 1);
case 0x4:
- return debug(stream, "MI_FLUSH", 1);
+ return debug(stream, "MI_FLUSH", 1);
case 0xA:
- debug(stream, "MI_BATCH_BUFFER_END", 1);
- return FALSE;
+ debug(stream, "MI_BATCH_BUFFER_END", 1);
+ return FALSE;
case 0x22:
- return debug(stream, "MI_LOAD_REGISTER_IMM", 3);
+ return debug(stream, "MI_LOAD_REGISTER_IMM", 3);
case 0x31:
- return debug_chain(stream, "MI_BATCH_BUFFER_START", 2);
+ return debug_chain(stream, "MI_BATCH_BUFFER_START", 2);
default:
(void)debug(stream, "UNKNOWN 0x0 case!", 1);
assert(0);
- break;
+ break;
}
break;
case 0x1:
- (void) debug(stream, "UNKNOWN 0x1 case!", 1);
+ (void)debug(stream, "UNKNOWN 0x1 case!", 1);
assert(0);
break;
case 0x2:
- switch ((cmd >> 22) & 0xff) {
+ switch ((cmd >> 22) & 0xff) {
case 0x50:
- return debug_color_blit(stream, "XY_COLOR_BLT", (cmd & 0xff) + 2);
+ return debug_color_blit(stream, "XY_COLOR_BLT", (cmd & 0xff) + 2);
case 0x53:
- return debug_copy_blit(stream, "XY_SRC_COPY_BLT", (cmd & 0xff) + 2);
+ return debug_copy_blit(stream, "XY_SRC_COPY_BLT", (cmd & 0xff) + 2);
default:
- return debug(stream, "blit command", (cmd & 0xff) + 2);
+ return debug(stream, "blit command", (cmd & 0xff) + 2);
}
break;
case 0x3:
- switch ((cmd >> 24) & 0x1f) {
+ switch ((cmd >> 24) & 0x1f) {
case 0x6:
- return debug(stream, "3DSTATE_ANTI_ALIASING", 1);
+ return debug(stream, "3DSTATE_ANTI_ALIASING", 1);
case 0x7:
- return debug(stream, "3DSTATE_RASTERIZATION_RULES", 1);
+ return debug(stream, "3DSTATE_RASTERIZATION_RULES", 1);
case 0x8:
- return debug(stream, "3DSTATE_BACKFACE_STENCIL_OPS", 2);
+ return debug(stream, "3DSTATE_BACKFACE_STENCIL_OPS", 2);
case 0x9:
- return debug(stream, "3DSTATE_BACKFACE_STENCIL_MASKS", 1);
+ return debug(stream, "3DSTATE_BACKFACE_STENCIL_MASKS", 1);
case 0xb:
- return debug(stream, "3DSTATE_INDEPENDENT_ALPHA_BLEND", 1);
+ return debug(stream, "3DSTATE_INDEPENDENT_ALPHA_BLEND", 1);
case 0xc:
- return debug(stream, "3DSTATE_MODES5", 1);
+ return debug(stream, "3DSTATE_MODES5", 1);
case 0xd:
- return debug_modes4(stream, "3DSTATE_MODES4", 1);
+ return debug_modes4(stream, "3DSTATE_MODES4", 1);
case 0x15:
- return debug(stream, "3DSTATE_FOG_COLOR", 1);
+ return debug(stream, "3DSTATE_FOG_COLOR", 1);
case 0x16:
- return debug(stream, "3DSTATE_COORD_SET_BINDINGS", 1);
+ return debug(stream, "3DSTATE_COORD_SET_BINDINGS", 1);
case 0x1c:
- /* 3DState16NP */
- switch((cmd >> 19) & 0x1f) {
- case 0x10:
- return debug(stream, "3DSTATE_SCISSOR_ENABLE", 1);
- case 0x11:
- return debug(stream, "3DSTATE_DEPTH_SUBRECTANGLE_DISABLE", 1);
- default:
- (void) debug(stream, "UNKNOWN 0x1c case!", 1);
+ /* 3DState16NP */
+ switch ((cmd >> 19) & 0x1f) {
+ case 0x10:
+ return debug(stream, "3DSTATE_SCISSOR_ENABLE", 1);
+ case 0x11:
+ return debug(stream, "3DSTATE_DEPTH_SUBRECTANGLE_DISABLE", 1);
+ default:
+ (void)debug(stream, "UNKNOWN 0x1c case!", 1);
assert(0);
- break;
- }
- break;
+ break;
+ }
+ break;
case 0x1d:
- /* 3DStateMW */
- switch ((cmd >> 16) & 0xff) {
- case 0x0:
- return debug_map_state(stream, "3DSTATE_MAP_STATE", (cmd & 0x1f) + 2);
- case 0x1:
- return debug_sampler_state(stream, "3DSTATE_SAMPLER_STATE", (cmd & 0x1f) + 2);
- case 0x4:
- return debug_load_immediate(stream, "3DSTATE_LOAD_STATE_IMMEDIATE", (cmd & 0xf) + 2);
- case 0x5:
- return debug_program(stream, "3DSTATE_PIXEL_SHADER_PROGRAM", (cmd & 0x1ff) + 2);
- case 0x6:
- return debug(stream, "3DSTATE_PIXEL_SHADER_CONSTANTS", (cmd & 0xff) + 2);
- case 0x7:
- return debug_load_indirect(stream, "3DSTATE_LOAD_INDIRECT", (cmd & 0xff) + 2);
- case 0x80:
- return debug(stream, "3DSTATE_DRAWING_RECTANGLE", (cmd & 0xffff) + 2);
- case 0x81:
- return debug(stream, "3DSTATE_SCISSOR_RECTANGLE", (cmd & 0xffff) + 2);
- case 0x83:
- return debug(stream, "3DSTATE_SPAN_STIPPLE", (cmd & 0xffff) + 2);
- case 0x85:
- return debug_dest_vars(stream, "3DSTATE_DEST_BUFFER_VARS", (cmd & 0xffff) + 2);
- case 0x88:
- return debug(stream, "3DSTATE_CONSTANT_BLEND_COLOR", (cmd & 0xffff) + 2);
- case 0x89:
- return debug(stream, "3DSTATE_FOG_MODE", (cmd & 0xffff) + 2);
- case 0x8e:
- return debug_buf_info(stream, "3DSTATE_BUFFER_INFO", (cmd & 0xffff) + 2);
- case 0x97:
- return debug(stream, "3DSTATE_DEPTH_OFFSET_SCALE", (cmd & 0xffff) + 2);
- case 0x98:
- return debug(stream, "3DSTATE_DEFAULT_Z", (cmd & 0xffff) + 2);
- case 0x99:
- return debug(stream, "3DSTATE_DEFAULT_DIFFUSE", (cmd & 0xffff) + 2);
- case 0x9a:
- return debug(stream, "3DSTATE_DEFAULT_SPECULAR", (cmd & 0xffff) + 2);
- case 0x9c:
- return debug(stream, "3DSTATE_CLEAR_PARAMETERS", (cmd & 0xffff) + 2);
- default:
- assert(0);
- return 0;
- }
- break;
+ /* 3DStateMW */
+ switch ((cmd >> 16) & 0xff) {
+ case 0x0:
+ return debug_map_state(stream, "3DSTATE_MAP_STATE",
+ (cmd & 0x1f) + 2);
+ case 0x1:
+ return debug_sampler_state(stream, "3DSTATE_SAMPLER_STATE",
+ (cmd & 0x1f) + 2);
+ case 0x4:
+ return debug_load_immediate(stream, "3DSTATE_LOAD_STATE_IMMEDIATE",
+ (cmd & 0xf) + 2);
+ case 0x5:
+ return debug_program(stream, "3DSTATE_PIXEL_SHADER_PROGRAM",
+ (cmd & 0x1ff) + 2);
+ case 0x6:
+ return debug(stream, "3DSTATE_PIXEL_SHADER_CONSTANTS",
+ (cmd & 0xff) + 2);
+ case 0x7:
+ return debug_load_indirect(stream, "3DSTATE_LOAD_INDIRECT",
+ (cmd & 0xff) + 2);
+ case 0x80:
+ return debug(stream, "3DSTATE_DRAWING_RECTANGLE",
+ (cmd & 0xffff) + 2);
+ case 0x81:
+ return debug(stream, "3DSTATE_SCISSOR_RECTANGLE",
+ (cmd & 0xffff) + 2);
+ case 0x83:
+ return debug(stream, "3DSTATE_SPAN_STIPPLE", (cmd & 0xffff) + 2);
+ case 0x85:
+ return debug_dest_vars(stream, "3DSTATE_DEST_BUFFER_VARS",
+ (cmd & 0xffff) + 2);
+ case 0x88:
+ return debug(stream, "3DSTATE_CONSTANT_BLEND_COLOR",
+ (cmd & 0xffff) + 2);
+ case 0x89:
+ return debug(stream, "3DSTATE_FOG_MODE", (cmd & 0xffff) + 2);
+ case 0x8e:
+ return debug_buf_info(stream, "3DSTATE_BUFFER_INFO",
+ (cmd & 0xffff) + 2);
+ case 0x97:
+ return debug(stream, "3DSTATE_DEPTH_OFFSET_SCALE",
+ (cmd & 0xffff) + 2);
+ case 0x98:
+ return debug(stream, "3DSTATE_DEFAULT_Z", (cmd & 0xffff) + 2);
+ case 0x99:
+ return debug(stream, "3DSTATE_DEFAULT_DIFFUSE", (cmd & 0xffff) + 2);
+ case 0x9a:
+ return debug(stream, "3DSTATE_DEFAULT_SPECULAR",
+ (cmd & 0xffff) + 2);
+ case 0x9c:
+ return debug(stream, "3DSTATE_CLEAR_PARAMETERS",
+ (cmd & 0xffff) + 2);
+ default:
+ assert(0);
+ return 0;
+ }
+ break;
case 0x1e:
- if (cmd & (1 << 23))
- return debug(stream, "???", (cmd & 0xffff) + 1);
- else
- return debug(stream, "", 1);
- break;
+ if (cmd & (1 << 23))
+ return debug(stream, "???", (cmd & 0xffff) + 1);
+ else
+ return debug(stream, "", 1);
+ break;
case 0x1f:
- if ((cmd & (1 << 23)) == 0)
- return debug_prim(stream, "3DPRIM (inline)", 1, (cmd & 0x1ffff) + 2);
- else if (cmd & (1 << 17))
- {
- if ((cmd & 0xffff) == 0)
- return debug_variable_length_prim(stream);
- else
- return debug_prim(stream, "3DPRIM (indexed)", 0, (((cmd & 0xffff) + 1) / 2) + 1);
- }
- else
- return debug_prim(stream, "3DPRIM (indirect sequential)", 0, 2);
- break;
+ if ((cmd & (1 << 23)) == 0)
+ return debug_prim(stream, "3DPRIM (inline)", 1,
+ (cmd & 0x1ffff) + 2);
+ else if (cmd & (1 << 17)) {
+ if ((cmd & 0xffff) == 0)
+ return debug_variable_length_prim(stream);
+ else
+ return debug_prim(stream, "3DPRIM (indexed)", 0,
+ (((cmd & 0xffff) + 1) / 2) + 1);
+ } else
+ return debug_prim(stream, "3DPRIM (indirect sequential)", 0, 2);
+ break;
default:
- return debug(stream, "", 0);
+ return debug(stream, "", 0);
}
break;
default:
return 0;
}
-
-
void
-i915_dump_batchbuffer( struct i915_winsys_batchbuffer *batch )
+i915_dump_batchbuffer(struct i915_winsys_batchbuffer *batch)
{
struct debug_stream stream;
- unsigned *start = (unsigned*)batch->map;
- unsigned *end = (unsigned*)batch->ptr;
- unsigned long bytes = (unsigned long) (end - start) * 4;
+ unsigned *start = (unsigned *)batch->map;
+ unsigned *end = (unsigned *)batch->ptr;
+ unsigned long bytes = (unsigned long)(end - start) * 4;
boolean done = FALSE;
stream.offset = 0;
stream.print_addresses = 0;
if (!start || !end) {
- mesa_logi( "BATCH: ???");
+ mesa_logi("BATCH: ???");
return;
}
- mesa_logi( "BATCH: (%d)", (int)bytes / 4);
+ mesa_logi("BATCH: (%d)", (int)bytes / 4);
- while (!done &&
- stream.offset < bytes)
- {
- if (!i915_debug_packet( &stream ))
- break;
+ while (!done && stream.offset < bytes) {
+ if (!i915_debug_packet(&stream))
+ break;
assert(stream.offset <= bytes);
}
- mesa_logi( "END-BATCH");
+ mesa_logi("END-BATCH");
}
-
-
/***********************************************************************
* Dirty state atom dumping
*/
unsigned dirty;
const char *name;
} l[] = {
- {I915_NEW_VIEWPORT, "viewport"},
- {I915_NEW_RASTERIZER, "rasterizer"},
- {I915_NEW_FS, "fs"},
- {I915_NEW_BLEND, "blend"},
- {I915_NEW_CLIP, "clip"},
- {I915_NEW_SCISSOR, "scissor"},
- {I915_NEW_STIPPLE, "stipple"},
- {I915_NEW_FRAMEBUFFER, "framebuffer"},
- {I915_NEW_ALPHA_TEST, "alpha_test"},
+ {I915_NEW_VIEWPORT, "viewport"},
+ {I915_NEW_RASTERIZER, "rasterizer"},
+ {I915_NEW_FS, "fs"},
+ {I915_NEW_BLEND, "blend"},
+ {I915_NEW_CLIP, "clip"},
+ {I915_NEW_SCISSOR, "scissor"},
+ {I915_NEW_STIPPLE, "stipple"},
+ {I915_NEW_FRAMEBUFFER, "framebuffer"},
+ {I915_NEW_ALPHA_TEST, "alpha_test"},
{I915_NEW_DEPTH_STENCIL, "depth_stencil"},
- {I915_NEW_SAMPLER, "sampler"},
- {I915_NEW_SAMPLER_VIEW, "sampler_view"},
- {I915_NEW_VS_CONSTANTS, "vs_const"},
- {I915_NEW_FS_CONSTANTS, "fs_const"},
- {I915_NEW_VBO, "vbo"},
- {I915_NEW_VS, "vs"},
+ {I915_NEW_SAMPLER, "sampler"},
+ {I915_NEW_SAMPLER_VIEW, "sampler_view"},
+ {I915_NEW_VS_CONSTANTS, "vs_const"},
+ {I915_NEW_FS_CONSTANTS, "fs_const"},
+ {I915_NEW_VBO, "vbo"},
+ {I915_NEW_VS, "vs"},
{0, NULL},
};
int i;
unsigned dirty;
const char *name;
} l[] = {
- {I915_HW_STATIC, "static"},
- {I915_HW_DYNAMIC, "dynamic"},
- {I915_HW_SAMPLER, "sampler"},
- {I915_HW_MAP, "map"},
- {I915_HW_PROGRAM, "program"},
+ {I915_HW_STATIC, "static"},
+ {I915_HW_DYNAMIC, "dynamic"},
+ {I915_HW_SAMPLER, "sampler"},
+ {I915_HW_MAP, "map"},
+ {I915_HW_PROGRAM, "program"},
{I915_HW_CONSTANTS, "constants"},
{I915_HW_IMMEDIATE, "immediate"},
{I915_HW_INVARIANT, "invariant"},
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Authors: Keith Whitwell <keithw@vmware.com>
I915_DBG(unsigned flags, const char *fmt, ...)
{
if (I915_DBG_ON(flags)) {
- va_list args;
+ va_list args;
va_start(args, fmt);
debug_vprintf(fmt, args);
}
#else
#define I915_DBG_ON(flags) (0)
-static inline void I915_DBG(unsigned flags, const char *fmt, ...) {}
+static inline void
+I915_DBG(unsigned flags, const char *fmt, ...)
+{
+}
#endif
void i915_debug_init(struct i915_screen *i915);
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
-#include "i915_reg.h"
-#include "i915_debug.h"
-#include "i915_debug_private.h"
#include "util/log.h"
-#include "util/u_debug.h"
#include "util/ralloc.h"
+#include "util/u_debug.h"
+#include "i915_debug.h"
+#include "i915_debug_private.h"
+#include "i915_reg.h"
#define PRINTF ralloc_asprintf_append
static const char *opcodes[0x20] = {
- "NOP",
- "ADD",
- "MOV",
- "MUL",
- "MAD",
- "DP2ADD",
- "DP3",
- "DP4",
- "FRC",
- "RCP",
- "RSQ",
- "EXP",
- "LOG",
- "CMP",
- "MIN",
- "MAX",
- "FLR",
- "MOD",
- "TRC",
- "SGE",
- "SLT",
- "TEXLD",
- "TEXLDP",
- "TEXLDB",
- "TEXKILL",
- "DCL",
- "0x1a",
- "0x1b",
- "0x1c",
- "0x1d",
- "0x1e",
- "0x1f",
+ "NOP", "ADD", "MOV", "MUL", "MAD", "DP2ADD", "DP3", "DP4",
+ "FRC", "RCP", "RSQ", "EXP", "LOG", "CMP", "MIN", "MAX",
+ "FLR", "MOD", "TRC", "SGE", "SLT", "TEXLD", "TEXLDP", "TEXLDB",
+ "TEXKILL", "DCL", "0x1a", "0x1b", "0x1c", "0x1d", "0x1e", "0x1f",
};
-
static const int args[0x20] = {
- 0, /* 0 nop */
- 2, /* 1 add */
- 1, /* 2 mov */
- 2, /* 3 m ul */
- 3, /* 4 mad */
- 3, /* 5 dp2add */
- 2, /* 6 dp3 */
- 2, /* 7 dp4 */
- 1, /* 8 frc */
- 1, /* 9 rcp */
- 1, /* a rsq */
- 1, /* b exp */
- 1, /* c log */
- 3, /* d cmp */
- 2, /* e min */
- 2, /* f max */
- 1, /* 10 flr */
- 1, /* 11 mod */
- 1, /* 12 trc */
- 2, /* 13 sge */
- 2, /* 14 slt */
- 1,
- 1,
- 1,
- 1,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
- 0,
+ 0, /* 0 nop */
+ 2, /* 1 add */
+ 1, /* 2 mov */
+ 2, /* 3 m ul */
+ 3, /* 4 mad */
+ 3, /* 5 dp2add */
+ 2, /* 6 dp3 */
+ 2, /* 7 dp4 */
+ 1, /* 8 frc */
+ 1, /* 9 rcp */
+ 1, /* a rsq */
+ 1, /* b exp */
+ 1, /* c log */
+ 3, /* d cmp */
+ 2, /* e min */
+ 2, /* f max */
+ 1, /* 10 flr */
+ 1, /* 11 mod */
+ 1, /* 12 trc */
+ 2, /* 13 sge */
+ 2, /* 14 slt */
+ 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0,
};
-
static const char *regname[0x8] = {
- "R",
- "T",
- "CONST",
- "S",
- "OC",
- "OD",
- "U",
- "UNKNOWN",
+ "R", "T", "CONST", "S", "OC", "OD", "U", "UNKNOWN",
};
static void
}
#define REG_SWIZZLE_MASK 0x7777
-#define REG_NEGATE_MASK 0x8888
-
-#define REG_SWIZZLE_XYZW ((SRC_X << A2_SRC2_CHANNEL_X_SHIFT) | \
- (SRC_Y << A2_SRC2_CHANNEL_Y_SHIFT) | \
- (SRC_Z << A2_SRC2_CHANNEL_Z_SHIFT) | \
- (SRC_W << A2_SRC2_CHANNEL_W_SHIFT))
+#define REG_NEGATE_MASK 0x8888
+#define REG_SWIZZLE_XYZW \
+ ((SRC_X << A2_SRC2_CHANNEL_X_SHIFT) | (SRC_Y << A2_SRC2_CHANNEL_Y_SHIFT) | \
+ (SRC_Z << A2_SRC2_CHANNEL_Z_SHIFT) | (SRC_W << A2_SRC2_CHANNEL_W_SHIFT))
static void
print_reg_neg_swizzle(char **stream, unsigned reg)
}
}
-
static void
print_src_reg(char **stream, unsigned dword)
{
print_reg_neg_swizzle(stream, dword);
}
-
static void
print_dest_reg(char **stream, unsigned dword)
{
PRINTF(stream, "w");
}
-
-#define GET_SRC0_REG(r0, r1) ((r0<<14)|(r1>>A1_SRC0_CHANNEL_W_SHIFT))
-#define GET_SRC1_REG(r0, r1) ((r0<<8)|(r1>>A2_SRC1_CHANNEL_W_SHIFT))
+#define GET_SRC0_REG(r0, r1) ((r0 << 14) | (r1 >> A1_SRC0_CHANNEL_W_SHIFT))
+#define GET_SRC1_REG(r0, r1) ((r0 << 8) | (r1 >> A2_SRC1_CHANNEL_W_SHIFT))
#define GET_SRC2_REG(r) (r)
-
static void
-print_arith_op(char **stream,
- unsigned opcode, const unsigned * program)
+print_arith_op(char **stream, unsigned opcode, const unsigned *program)
{
if (opcode != A0_NOP) {
print_dest_reg(stream, program[0]);
return;
}
-
static void
-print_tex_op(char **stream,
- unsigned opcode, const unsigned * program)
+print_tex_op(char **stream, unsigned opcode, const unsigned *program)
{
print_dest_reg(stream, program[0] | A0_DEST_CHANNEL_ALL);
PRINTF(stream, " = ");
PRINTF(stream, "S[%d],", program[0] & T0_SAMPLER_NR_MASK);
- print_reg_type_nr(stream,
- (program[1] >> T1_ADDRESS_REG_TYPE_SHIFT) &
- REG_TYPE_MASK,
+ print_reg_type_nr(stream,
+ (program[1] >> T1_ADDRESS_REG_TYPE_SHIFT) & REG_TYPE_MASK,
(program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
}
static void
-print_texkil_op(char **stream,
- unsigned opcode, const unsigned * program)
+print_texkil_op(char **stream, unsigned opcode, const unsigned *program)
{
PRINTF(stream, "TEXKIL ");
- print_reg_type_nr(stream,
- (program[1] >> T1_ADDRESS_REG_TYPE_SHIFT) &
- REG_TYPE_MASK,
+ print_reg_type_nr(stream,
+ (program[1] >> T1_ADDRESS_REG_TYPE_SHIFT) & REG_TYPE_MASK,
(program[1] >> T1_ADDRESS_REG_NR_SHIFT) & REG_NR_MASK);
}
static void
-print_dcl_op(char **stream,
- unsigned opcode, const unsigned * program)
+print_dcl_op(char **stream, unsigned opcode, const unsigned *program)
{
PRINTF(stream, "%s ", opcodes[opcode]);
- print_dest_reg(stream,
- program[0] | A0_DEST_CHANNEL_ALL);
+ print_dest_reg(stream, program[0] | A0_DEST_CHANNEL_ALL);
}
-
void
-i915_disassemble_program(const unsigned * program, unsigned sz)
+i915_disassemble_program(const unsigned *program, unsigned sz)
{
unsigned i;
mesa_logi("\t\tEND");
mesa_logi("\t\t");
}
-
-
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Authors: Keith Whitwell <keithw@vmware.com>
#ifndef I915_DEBUG_PRIVATE_H
#define I915_DEBUG_PRIVATE_H
-struct debug_stream
-{
- unsigned offset; /* current gtt offset */
- char *ptr; /* pointer to gtt offset zero */
- char *end; /* pointer to gtt offset zero */
+struct debug_stream {
+ unsigned offset; /* current gtt offset */
+ char *ptr; /* pointer to gtt offset zero */
+ char *end; /* pointer to gtt offset zero */
unsigned print_addresses;
};
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Author:
* Keith Whitwell <keithw@vmware.com>
*/
-
-#include "pipe/p_defines.h"
#include "draw/draw_context.h"
-#include "i915_context.h"
+#include "pipe/p_defines.h"
#include "i915_batch.h"
+#include "i915_context.h"
#include "i915_debug.h"
#include "i915_reg.h"
-
-static void i915_flush_pipe( struct pipe_context *pipe,
- struct pipe_fence_handle **fence,
- unsigned flags )
+static void
+i915_flush_pipe(struct pipe_context *pipe, struct pipe_fence_handle **fence,
+ unsigned flags)
{
struct i915_context *i915 = i915_context(pipe);
enum i915_winsys_flush_flags winsys_flags = I915_FLUSH_ASYNC;
I915_DBG(DBG_FLUSH, "%s: #####\n", __FUNCTION__);
}
-void i915_init_flush_functions( struct i915_context *i915 )
+void
+i915_init_flush_functions(struct i915_context *i915)
{
i915->base.flush = i915_flush_pipe;
}
* Here we handle all the notifications that needs to go out on a flush.
* XXX might move above function to i915_pipe_flush.c and leave this here.
*/
-void i915_flush(struct i915_context *i915,
- struct pipe_fence_handle **fence,
- unsigned flags)
+void
+i915_flush(struct i915_context *i915, struct pipe_fence_handle **fence,
+ unsigned flags)
{
struct i915_winsys_batchbuffer *batch = i915->batch;
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#ifndef I915_FPC_H
#define I915_FPC_H
-
#include "i915_context.h"
#include "i915_reg.h"
#define I915_SEMANTIC_POS 100
#define I915_SEMANTIC_FACE 101
-
/**
* Program translation state
*/
struct i915_fp_compile {
- struct i915_fragment_shader *shader; /* the shader we're compiling */
+ struct i915_fragment_shader *shader; /* the shader we're compiling */
boolean used_constants[I915_MAX_CONSTANT];
uint declarations[I915_PROGRAM_SIZE];
uint program[I915_PROGRAM_SIZE];
- uint *csr; /**< Cursor, points into program. */
+ uint *csr; /**< Cursor, points into program. */
- uint *decl; /**< Cursor, points into declarations. */
+ uint *decl; /**< Cursor, points into declarations. */
- uint decl_s; /**< flags for which s regs need to be decl'd */
- uint decl_t; /**< flags for which t regs need to be decl'd */
+ uint decl_s; /**< flags for which s regs need to be decl'd */
+ uint decl_t; /**< flags for which t regs need to be decl'd */
- uint temp_flag; /**< Tracks temporary regs which are in use */
- uint utemp_flag; /**< Tracks TYPE_U temporary regs which are in use */
+ uint temp_flag; /**< Tracks temporary regs which are in use */
+ uint utemp_flag; /**< Tracks TYPE_U temporary regs which are in use */
uint register_phases[I915_MAX_TEMPORARY];
uint nr_tex_indirect;
uint nr_alu_insn;
uint nr_decl_insn;
- boolean error; /**< Set if i915_program_error() is called */
+ boolean error; /**< Set if i915_program_error() is called */
uint NumNativeInstructions;
uint NumNativeAluInstructions;
uint NumNativeTexInstructions;
uint NumNativeTexIndirections;
};
-
/* Having zero and one in here makes the definition of swizzle a lot
* easier.
*/
-#define UREG_TYPE_SHIFT 29
-#define UREG_NR_SHIFT 24
-#define UREG_CHANNEL_X_NEGATE_SHIFT 23
-#define UREG_CHANNEL_X_SHIFT 20
-#define UREG_CHANNEL_Y_NEGATE_SHIFT 19
-#define UREG_CHANNEL_Y_SHIFT 16
-#define UREG_CHANNEL_Z_NEGATE_SHIFT 15
-#define UREG_CHANNEL_Z_SHIFT 12
-#define UREG_CHANNEL_W_NEGATE_SHIFT 11
-#define UREG_CHANNEL_W_SHIFT 8
-#define UREG_CHANNEL_ZERO_NEGATE_MBZ 5
-#define UREG_CHANNEL_ZERO_SHIFT 4
-#define UREG_CHANNEL_ONE_NEGATE_MBZ 1
-#define UREG_CHANNEL_ONE_SHIFT 0
-
-#define UREG_BAD 0xffffffff /* not a valid ureg */
+#define UREG_TYPE_SHIFT 29
+#define UREG_NR_SHIFT 24
+#define UREG_CHANNEL_X_NEGATE_SHIFT 23
+#define UREG_CHANNEL_X_SHIFT 20
+#define UREG_CHANNEL_Y_NEGATE_SHIFT 19
+#define UREG_CHANNEL_Y_SHIFT 16
+#define UREG_CHANNEL_Z_NEGATE_SHIFT 15
+#define UREG_CHANNEL_Z_SHIFT 12
+#define UREG_CHANNEL_W_NEGATE_SHIFT 11
+#define UREG_CHANNEL_W_SHIFT 8
+#define UREG_CHANNEL_ZERO_NEGATE_MBZ 5
+#define UREG_CHANNEL_ZERO_SHIFT 4
+#define UREG_CHANNEL_ONE_NEGATE_MBZ 1
+#define UREG_CHANNEL_ONE_SHIFT 0
+
+#define UREG_BAD 0xffffffff /* not a valid ureg */
#define X SRC_X
#define Y SRC_Y
/* Construct a ureg:
*/
-#define UREG( type, nr ) (((type)<< UREG_TYPE_SHIFT) | \
- ((nr) << UREG_NR_SHIFT) | \
- (X << UREG_CHANNEL_X_SHIFT) | \
- (Y << UREG_CHANNEL_Y_SHIFT) | \
- (Z << UREG_CHANNEL_Z_SHIFT) | \
- (W << UREG_CHANNEL_W_SHIFT) | \
- (ZERO << UREG_CHANNEL_ZERO_SHIFT) | \
- (ONE << UREG_CHANNEL_ONE_SHIFT))
-
-#define GET_CHANNEL_SRC( reg, channel ) ((reg<<(channel*4)) & (0xf<<20))
-#define CHANNEL_SRC( src, channel ) (src>>(channel*4))
-
-#define GET_UREG_TYPE(reg) (((reg)>>UREG_TYPE_SHIFT)®_TYPE_MASK)
-#define GET_UREG_NR(reg) (((reg)>>UREG_NR_SHIFT)®_NR_MASK)
+#define UREG(type, nr) \
+ (((type) << UREG_TYPE_SHIFT) | ((nr) << UREG_NR_SHIFT) | \
+ (X << UREG_CHANNEL_X_SHIFT) | (Y << UREG_CHANNEL_Y_SHIFT) | \
+ (Z << UREG_CHANNEL_Z_SHIFT) | (W << UREG_CHANNEL_W_SHIFT) | \
+ (ZERO << UREG_CHANNEL_ZERO_SHIFT) | (ONE << UREG_CHANNEL_ONE_SHIFT))
+#define GET_CHANNEL_SRC(reg, channel) ((reg << (channel * 4)) & (0xf << 20))
+#define CHANNEL_SRC(src, channel) (src >> (channel * 4))
+#define GET_UREG_TYPE(reg) (((reg) >> UREG_TYPE_SHIFT) & REG_TYPE_MASK)
+#define GET_UREG_NR(reg) (((reg) >> UREG_NR_SHIFT) & REG_NR_MASK)
#define UREG_XYZW_CHANNEL_MASK 0x00ffff00
-/* One neat thing about the UREG representation:
+/* One neat thing about the UREG representation:
*/
static inline int
swizzle(int reg, uint x, uint y, uint z, uint w)
CHANNEL_SRC(GET_CHANNEL_SRC(reg, w), 3));
}
-
-#define A0_DEST( reg ) (((reg)&UREG_TYPE_NR_MASK)>>UREG_A0_DEST_SHIFT_LEFT)
-#define D0_DEST( reg ) (((reg)&UREG_TYPE_NR_MASK)>>UREG_A0_DEST_SHIFT_LEFT)
-#define T0_DEST( reg ) (((reg)&UREG_TYPE_NR_MASK)>>UREG_A0_DEST_SHIFT_LEFT)
-#define A0_SRC0( reg ) (((reg)&UREG_MASK)>>UREG_A0_SRC0_SHIFT_LEFT)
-#define A1_SRC0( reg ) (((reg)&UREG_MASK)<<UREG_A1_SRC0_SHIFT_RIGHT)
-#define A1_SRC1( reg ) (((reg)&UREG_MASK)>>UREG_A1_SRC1_SHIFT_LEFT)
-#define A2_SRC1( reg ) (((reg)&UREG_MASK)<<UREG_A2_SRC1_SHIFT_RIGHT)
-#define A2_SRC2( reg ) (((reg)&UREG_MASK)>>UREG_A2_SRC2_SHIFT_LEFT)
+#define A0_DEST(reg) (((reg)&UREG_TYPE_NR_MASK) >> UREG_A0_DEST_SHIFT_LEFT)
+#define D0_DEST(reg) (((reg)&UREG_TYPE_NR_MASK) >> UREG_A0_DEST_SHIFT_LEFT)
+#define T0_DEST(reg) (((reg)&UREG_TYPE_NR_MASK) >> UREG_A0_DEST_SHIFT_LEFT)
+#define A0_SRC0(reg) (((reg)&UREG_MASK) >> UREG_A0_SRC0_SHIFT_LEFT)
+#define A1_SRC0(reg) (((reg)&UREG_MASK) << UREG_A1_SRC0_SHIFT_RIGHT)
+#define A1_SRC1(reg) (((reg)&UREG_MASK) >> UREG_A1_SRC1_SHIFT_LEFT)
+#define A2_SRC1(reg) (((reg)&UREG_MASK) << UREG_A2_SRC1_SHIFT_RIGHT)
+#define A2_SRC2(reg) (((reg)&UREG_MASK) >> UREG_A2_SRC2_SHIFT_LEFT)
/* These are special, and don't have swizzle/negate bits.
*/
-#define T0_SAMPLER( reg ) (GET_UREG_NR(reg)<<T0_SAMPLER_NR_SHIFT)
-#define T1_ADDRESS_REG( reg ) ((GET_UREG_NR(reg)<<T1_ADDRESS_REG_NR_SHIFT) | \
- (GET_UREG_TYPE(reg)<<T1_ADDRESS_REG_TYPE_SHIFT))
-
+#define T0_SAMPLER(reg) (GET_UREG_NR(reg) << T0_SAMPLER_NR_SHIFT)
+#define T1_ADDRESS_REG(reg) \
+ ((GET_UREG_NR(reg) << T1_ADDRESS_REG_NR_SHIFT) | \
+ (GET_UREG_TYPE(reg) << T1_ADDRESS_REG_TYPE_SHIFT))
/* Macros for translating UREG's into the various register fields used
* by the I915 programmable unit.
*/
-#define UREG_A0_DEST_SHIFT_LEFT (UREG_TYPE_SHIFT - A0_DEST_TYPE_SHIFT)
-#define UREG_A0_SRC0_SHIFT_LEFT (UREG_TYPE_SHIFT - A0_SRC0_TYPE_SHIFT)
-#define UREG_A1_SRC0_SHIFT_RIGHT (A1_SRC0_CHANNEL_W_SHIFT - UREG_CHANNEL_W_SHIFT)
-#define UREG_A1_SRC1_SHIFT_LEFT (UREG_TYPE_SHIFT - A1_SRC1_TYPE_SHIFT)
-#define UREG_A2_SRC1_SHIFT_RIGHT (A2_SRC1_CHANNEL_W_SHIFT - UREG_CHANNEL_W_SHIFT)
-#define UREG_A2_SRC2_SHIFT_LEFT (UREG_TYPE_SHIFT - A2_SRC2_TYPE_SHIFT)
-
-#define UREG_MASK 0xffffff00
-#define UREG_TYPE_NR_MASK ((REG_TYPE_MASK << UREG_TYPE_SHIFT) | \
- (REG_NR_MASK << UREG_NR_SHIFT))
-
-
-
+#define UREG_A0_DEST_SHIFT_LEFT (UREG_TYPE_SHIFT - A0_DEST_TYPE_SHIFT)
+#define UREG_A0_SRC0_SHIFT_LEFT (UREG_TYPE_SHIFT - A0_SRC0_TYPE_SHIFT)
+#define UREG_A1_SRC0_SHIFT_RIGHT \
+ (A1_SRC0_CHANNEL_W_SHIFT - UREG_CHANNEL_W_SHIFT)
+#define UREG_A1_SRC1_SHIFT_LEFT (UREG_TYPE_SHIFT - A1_SRC1_TYPE_SHIFT)
+#define UREG_A2_SRC1_SHIFT_RIGHT \
+ (A2_SRC1_CHANNEL_W_SHIFT - UREG_CHANNEL_W_SHIFT)
+#define UREG_A2_SRC2_SHIFT_LEFT (UREG_TYPE_SHIFT - A2_SRC2_TYPE_SHIFT)
+
+#define UREG_MASK 0xffffff00
+#define UREG_TYPE_NR_MASK \
+ ((REG_TYPE_MASK << UREG_TYPE_SHIFT) | (REG_NR_MASK << UREG_NR_SHIFT))
/***********************************************************************
* Public interface for the compiler
*/
-extern void
-i915_translate_fragment_program( struct i915_context *i915,
- struct i915_fragment_shader *fs);
-
-
+extern void i915_translate_fragment_program(struct i915_context *i915,
+ struct i915_fragment_shader *fs);
extern uint i915_get_temp(struct i915_fp_compile *p);
extern uint i915_get_utemp(struct i915_fp_compile *p);
extern void i915_release_utemps(struct i915_fp_compile *p);
+extern uint i915_emit_texld(struct i915_fp_compile *p, uint dest, uint destmask,
+ uint sampler, uint coord, uint op, uint num_coord);
-extern uint i915_emit_texld(struct i915_fp_compile *p,
- uint dest,
- uint destmask,
- uint sampler,
- uint coord,
- uint op,
- uint num_coord);
-
-extern uint i915_emit_arith(struct i915_fp_compile *p,
- uint op,
- uint dest,
- uint mask,
- uint saturate,
- uint src0, uint src1, uint src2);
-
-extern uint i915_emit_decl(struct i915_fp_compile *p,
- uint type, uint nr, uint d0_flags);
+extern uint i915_emit_arith(struct i915_fp_compile *p, uint op, uint dest,
+ uint mask, uint saturate, uint src0, uint src1,
+ uint src2);
+extern uint i915_emit_decl(struct i915_fp_compile *p, uint type, uint nr,
+ uint d0_flags);
extern uint i915_emit_const1f(struct i915_fp_compile *p, float c0);
-extern uint i915_emit_const2f(struct i915_fp_compile *p,
- float c0, float c1);
-
-extern uint i915_emit_const4fv(struct i915_fp_compile *p,
- const float * c);
+extern uint i915_emit_const2f(struct i915_fp_compile *p, float c0, float c1);
-extern uint i915_emit_const4f(struct i915_fp_compile *p,
- float c0, float c1,
- float c2, float c3);
+extern uint i915_emit_const4fv(struct i915_fp_compile *p, const float *c);
+extern uint i915_emit_const4f(struct i915_fp_compile *p, float c0, float c1,
+ float c2, float c3);
/*======================================================================
* i915_fpc_translate.c
*/
-extern void
-i915_program_error(struct i915_fp_compile *p, const char *msg, ...);
-
+extern void i915_program_error(struct i915_fp_compile *p, const char *msg, ...);
/*======================================================================
* i915_fpc_optimize.c
*/
-
-struct i915_src_register
-{
- unsigned File : 4; /* TGSI_FILE_ */
- unsigned Indirect : 1; /* BOOL */
- unsigned Dimension : 1; /* BOOL */
- int Index : 16; /* SINT */
- unsigned SwizzleX : 3; /* TGSI_SWIZZLE_ */
- unsigned SwizzleY : 3; /* TGSI_SWIZZLE_ */
- unsigned SwizzleZ : 3; /* TGSI_SWIZZLE_ */
- unsigned SwizzleW : 3; /* TGSI_SWIZZLE_ */
- unsigned Absolute : 1; /* BOOL */
- unsigned Negate : 1; /* BOOL */
+struct i915_src_register {
+ unsigned File : 4; /* TGSI_FILE_ */
+ unsigned Indirect : 1; /* BOOL */
+ unsigned Dimension : 1; /* BOOL */
+ int Index : 16; /* SINT */
+ unsigned SwizzleX : 3; /* TGSI_SWIZZLE_ */
+ unsigned SwizzleY : 3; /* TGSI_SWIZZLE_ */
+ unsigned SwizzleZ : 3; /* TGSI_SWIZZLE_ */
+ unsigned SwizzleW : 3; /* TGSI_SWIZZLE_ */
+ unsigned Absolute : 1; /* BOOL */
+ unsigned Negate : 1; /* BOOL */
};
/* Additional swizzle supported in i915 */
#define TGSI_SWIZZLE_ZERO 4
-#define TGSI_SWIZZLE_ONE 5
-
-struct i915_dst_register
-{
- unsigned File : 4; /* TGSI_FILE_ */
- unsigned WriteMask : 4; /* TGSI_WRITEMASK_ */
- unsigned Indirect : 1; /* BOOL */
- unsigned Dimension : 1; /* BOOL */
- int Index : 16; /* SINT */
- unsigned Padding : 6;
+#define TGSI_SWIZZLE_ONE 5
+
+struct i915_dst_register {
+ unsigned File : 4; /* TGSI_FILE_ */
+ unsigned WriteMask : 4; /* TGSI_WRITEMASK_ */
+ unsigned Indirect : 1; /* BOOL */
+ unsigned Dimension : 1; /* BOOL */
+ int Index : 16; /* SINT */
+ unsigned Padding : 6;
};
-
-struct i915_full_dst_register
-{
- struct i915_dst_register Register;
-/*
- struct tgsi_ind_register Indirect;
- struct tgsi_dimension Dimension;
- struct tgsi_ind_register DimIndirect;
-*/
+struct i915_full_dst_register {
+ struct i915_dst_register Register;
+ /*
+ struct tgsi_ind_register Indirect;
+ struct tgsi_dimension Dimension;
+ struct tgsi_ind_register DimIndirect;
+ */
};
-struct i915_full_src_register
-{
- struct i915_src_register Register;
-/*
- struct tgsi_ind_register Indirect;
- struct tgsi_dimension Dimension;
- struct tgsi_ind_register DimIndirect;
-*/
+struct i915_full_src_register {
+ struct i915_src_register Register;
+ /*
+ struct tgsi_ind_register Indirect;
+ struct tgsi_dimension Dimension;
+ struct tgsi_ind_register DimIndirect;
+ */
};
-struct i915_full_instruction
-{
- struct tgsi_instruction Instruction;
-/*
- struct tgsi_instruction_label Label;
-*/
- struct tgsi_instruction_texture Texture;
- struct i915_full_dst_register Dst[1];
- struct i915_full_src_register Src[3];
+struct i915_full_instruction {
+ struct tgsi_instruction Instruction;
+ /*
+ struct tgsi_instruction_label Label;
+ */
+ struct tgsi_instruction_texture Texture;
+ struct i915_full_dst_register Dst[1];
+ struct i915_full_src_register Src[3];
};
-
-union i915_full_token
-{
- struct tgsi_token Token;
- struct tgsi_full_declaration FullDeclaration;
- struct tgsi_full_immediate FullImmediate;
- struct i915_full_instruction FullInstruction;
- struct tgsi_full_property FullProperty;
+union i915_full_token {
+ struct tgsi_token Token;
+ struct tgsi_full_declaration FullDeclaration;
+ struct tgsi_full_immediate FullImmediate;
+ struct i915_full_instruction FullInstruction;
+ struct tgsi_full_property FullProperty;
};
-struct i915_token_list
-{
- union i915_full_token* Tokens;
- unsigned NumTokens;
+struct i915_token_list {
+ union i915_full_token *Tokens;
+ unsigned NumTokens;
};
-extern struct i915_token_list* i915_optimize(const struct tgsi_token *tokens);
+extern struct i915_token_list *i915_optimize(const struct tgsi_token *tokens);
extern void i915_optimize_free(struct i915_token_list *tokens);
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-#include "i915_reg.h"
+#include "util/u_math.h"
#include "i915_context.h"
#include "i915_fpc.h"
-#include "util/u_math.h"
+#include "i915_reg.h"
uint
i915_get_temp(struct i915_fp_compile *p)
return bit - 1;
}
-
static void
i915_release_temp(struct i915_fp_compile *p, int reg)
{
p->temp_flag &= ~(1 << reg);
}
-
/**
* Get unpreserved temporary, a temp whose value is not preserved between
* PS program phases.
*/
uint
-i915_get_utemp(struct i915_fp_compile * p)
+i915_get_utemp(struct i915_fp_compile *p)
{
int bit = ffs(~p->utemp_flag);
if (!bit) {
p->utemp_flag = ~0x7;
}
-
uint
-i915_emit_decl(struct i915_fp_compile *p,
- uint type, uint nr, uint d0_flags)
+i915_emit_decl(struct i915_fp_compile *p, uint type, uint nr, uint d0_flags)
{
uint reg = UREG(type, nr);
return reg;
p->decl_t |= (1 << nr);
- }
- else if (type == REG_TYPE_S) {
+ } else if (type == REG_TYPE_S) {
if (p->decl_s & (1 << nr))
return reg;
p->decl_s |= (1 << nr);
- }
- else
+ } else
return reg;
- if (p->decl< p->declarations + I915_PROGRAM_SIZE) {
+ if (p->decl < p->declarations + I915_PROGRAM_SIZE) {
*(p->decl++) = (D0_DCL | D0_DEST(reg) | d0_flags);
*(p->decl++) = D1_MBZ;
*(p->decl++) = D2_MBZ;
- }
- else
+ } else
i915_program_error(p, "Out of declarations");
p->nr_decl_insn++;
}
uint
-i915_emit_arith(struct i915_fp_compile * p,
- uint op,
- uint dest,
- uint mask,
+i915_emit_arith(struct i915_fp_compile *p, uint op, uint dest, uint mask,
uint saturate, uint src0, uint src1, uint src2)
{
uint c[3];
if (GET_UREG_NR(s[c[i]]) != first) {
uint tmp = i915_get_utemp(p);
- i915_emit_arith(p, A0_MOV, tmp, A0_DEST_CHANNEL_ALL, 0,
- s[c[i]], 0, 0);
+ i915_emit_arith(p, A0_MOV, tmp, A0_DEST_CHANNEL_ALL, 0, s[c[i]], 0,
+ 0);
s[c[i]] = tmp;
}
}
src0 = s[0];
src1 = s[1];
src2 = s[2];
- p->utemp_flag = old_utemp_flag; /* restore */
+ p->utemp_flag = old_utemp_flag; /* restore */
}
- if (p->csr< p->program + I915_PROGRAM_SIZE) {
+ if (p->csr < p->program + I915_PROGRAM_SIZE) {
*(p->csr++) = (op | A0_DEST(dest) | mask | saturate | A0_SRC0(src0));
*(p->csr++) = (A1_SRC0(src0) | A1_SRC1(src1));
*(p->csr++) = (A2_SRC1(src1) | A2_SRC2(src2));
- }
- else
+ } else
i915_program_error(p, "Out of instructions");
if (GET_UREG_TYPE(dest) == REG_TYPE_R)
return dest;
}
-
/**
* Emit a texture load or texkill instruction.
* \param dest the dest i915 register
* \param coord the i915 source texcoord operand
* \param opcode the instruction opcode
*/
-uint i915_emit_texld( struct i915_fp_compile *p,
- uint dest,
- uint destmask,
- uint sampler,
- uint coord,
- uint opcode,
- uint num_coord )
+uint
+i915_emit_texld(struct i915_fp_compile *p, uint dest, uint destmask,
+ uint sampler, uint coord, uint opcode, uint num_coord)
{
const uint k = UREG(GET_UREG_TYPE(coord), GET_UREG_NR(coord));
/* Eliminate the useless texture coordinates. Otherwise we end up generating
* a swizzle for no reason below. */
- switch(num_coord) {
- case 0:
- ignore |= (0xf << UREG_CHANNEL_X_SHIFT);
- FALLTHROUGH;
- case 1:
- ignore |= (0xf << UREG_CHANNEL_Y_SHIFT);
- FALLTHROUGH;
- case 2:
- ignore |= (0xf << UREG_CHANNEL_Z_SHIFT);
- FALLTHROUGH;
- case 3:
- ignore |= (0xf << UREG_CHANNEL_W_SHIFT);
+ switch (num_coord) {
+ case 0:
+ ignore |= (0xf << UREG_CHANNEL_X_SHIFT);
+ FALLTHROUGH;
+ case 1:
+ ignore |= (0xf << UREG_CHANNEL_Y_SHIFT);
+ FALLTHROUGH;
+ case 2:
+ ignore |= (0xf << UREG_CHANNEL_Z_SHIFT);
+ FALLTHROUGH;
+ case 3:
+ ignore |= (0xf << UREG_CHANNEL_W_SHIFT);
}
- if ( (coord & ~ignore ) != (k & ~ignore) || GET_UREG_TYPE(coord) == REG_TYPE_CONST) {
+ if ((coord & ~ignore) != (k & ~ignore) ||
+ GET_UREG_TYPE(coord) == REG_TYPE_CONST) {
/* texcoord is swizzled or negated. Need to allocate a new temporary
* register (a utemp / unpreserved temp) won't do.
*/
uint tempReg;
- temp = i915_get_temp(p); /* get temp reg index */
- tempReg = UREG(REG_TYPE_R, temp); /* make i915 register */
+ temp = i915_get_temp(p); /* get temp reg index */
+ tempReg = UREG(REG_TYPE_R, temp); /* make i915 register */
- i915_emit_arith( p, A0_MOV,
- tempReg, A0_DEST_CHANNEL_ALL, /* dest reg, writemask */
- 0, /* saturate */
- coord, 0, 0 ); /* src0, src1, src2 */
+ i915_emit_arith(p, A0_MOV, tempReg,
+ A0_DEST_CHANNEL_ALL, /* dest reg, writemask */
+ 0, /* saturate */
+ coord, 0, 0); /* src0, src1, src2 */
/* new src texcoord is tempReg */
coord = tempReg;
}
- /* Don't worry about saturate as we only support
+ /* Don't worry about saturate as we only support
*/
if (destmask != A0_DEST_CHANNEL_ALL) {
/* if not writing to XYZW... */
uint tmp = i915_get_utemp(p);
- i915_emit_texld( p, tmp, A0_DEST_CHANNEL_ALL, sampler, coord, opcode, num_coord );
- i915_emit_arith( p, A0_MOV, dest, destmask, 0, tmp, 0, 0 );
+ i915_emit_texld(p, tmp, A0_DEST_CHANNEL_ALL, sampler, coord, opcode,
+ num_coord);
+ i915_emit_arith(p, A0_MOV, dest, destmask, 0, tmp, 0, 0);
/* XXX release utemp here? */
- }
- else {
+ } else {
assert(GET_UREG_TYPE(dest) != REG_TYPE_CONST);
assert(dest == UREG(GET_UREG_TYPE(dest), GET_UREG_NR(dest)));
p->register_phases[GET_UREG_NR(coord)] == p->nr_tex_indirect)
p->nr_tex_indirect++;
- if (p->csr< p->program + I915_PROGRAM_SIZE) {
- *(p->csr++) = (opcode |
- T0_DEST( dest ) |
- T0_SAMPLER( sampler ));
+ if (p->csr < p->program + I915_PROGRAM_SIZE) {
+ *(p->csr++) = (opcode | T0_DEST(dest) | T0_SAMPLER(sampler));
- *(p->csr++) = T1_ADDRESS_REG( coord );
+ *(p->csr++) = T1_ADDRESS_REG(coord);
*(p->csr++) = T2_MBZ;
- }
- else
+ } else
i915_program_error(p, "Out of instructions");
if (GET_UREG_TYPE(dest) == REG_TYPE_R)
return dest;
}
-
uint
-i915_emit_const1f(struct i915_fp_compile * p, float c0)
+i915_emit_const1f(struct i915_fp_compile *p, float c0)
{
struct i915_fragment_shader *ifs = p->shader;
unsigned reg, idx;
}
uint
-i915_emit_const2f(struct i915_fp_compile * p, float c0, float c1)
+i915_emit_const2f(struct i915_fp_compile *p, float c0, float c1)
{
struct i915_fragment_shader *ifs = p->shader;
unsigned reg, idx;
}
uint
-i915_emit_const4f(struct i915_fp_compile * p,
- float c0, float c1, float c2, float c3)
+i915_emit_const4f(struct i915_fp_compile *p, float c0, float c1, float c2,
+ float c3)
{
struct i915_fragment_shader *ifs = p->shader;
unsigned reg;
// XXX emit swizzle here for 0, 1, -1 and any combination thereof
// we can use swizzle + neg for that
for (reg = 0; reg < I915_MAX_CONSTANT; reg++) {
- if (ifs->constant_flags[reg] == 0xf &&
- ifs->constants[reg][0] == c0 &&
- ifs->constants[reg][1] == c1 &&
- ifs->constants[reg][2] == c2 &&
+ if (ifs->constant_flags[reg] == 0xf && ifs->constants[reg][0] == c0 &&
+ ifs->constants[reg][1] == c1 && ifs->constants[reg][2] == c2 &&
ifs->constants[reg][3] == c3) {
return UREG(REG_TYPE_CONST, reg);
- }
- else if (ifs->constant_flags[reg] == 0) {
+ } else if (ifs->constant_flags[reg] == 0) {
ifs->constants[reg][0] = c0;
ifs->constants[reg][1] = c1;
return 0;
}
-
uint
-i915_emit_const4fv(struct i915_fp_compile * p, const float * c)
+i915_emit_const4fv(struct i915_fp_compile *p, const float *c)
{
return i915_emit_const4f(p, c[0], c[1], c[2], c[3]);
}
/**************************************************************************
- *
+ *
* Copyright 2011 The Chromium OS authors.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-#include "i915_reg.h"
#include "i915_context.h"
#include "i915_fpc.h"
+#include "i915_reg.h"
#include "pipe/p_shader_tokens.h"
+#include "tgsi/tgsi_dump.h"
+#include "tgsi/tgsi_exec.h"
+#include "tgsi/tgsi_parse.h"
#include "util/u_math.h"
#include "util/u_memory.h"
#include "util/u_string.h"
-#include "tgsi/tgsi_parse.h"
-#include "tgsi/tgsi_dump.h"
-#include "tgsi/tgsi_exec.h"
-struct i915_optimize_context
-{
+struct i915_optimize_context {
int first_write[TGSI_EXEC_NUM_TEMPS];
int last_read[TGSI_EXEC_NUM_TEMPS];
};
-static boolean same_src_dst_reg(struct i915_full_src_register *s1, struct i915_full_dst_register *d1)
+static boolean
+same_src_dst_reg(struct i915_full_src_register *s1,
+ struct i915_full_dst_register *d1)
{
return (s1->Register.File == d1->Register.File &&
s1->Register.Indirect == d1->Register.Indirect &&
s1->Register.Index == d1->Register.Index);
}
-static boolean same_dst_reg(struct i915_full_dst_register *d1, struct i915_full_dst_register *d2)
+static boolean
+same_dst_reg(struct i915_full_dst_register *d1,
+ struct i915_full_dst_register *d2)
{
return (d1->Register.File == d2->Register.File &&
d1->Register.Indirect == d2->Register.Indirect &&
d1->Register.Index == d2->Register.Index);
}
-static boolean same_src_reg(struct i915_full_src_register *d1, struct i915_full_src_register *d2)
+static boolean
+same_src_reg(struct i915_full_src_register *d1,
+ struct i915_full_src_register *d2)
{
return (d1->Register.File == d2->Register.File &&
d1->Register.Indirect == d2->Register.Indirect &&
unsigned neutral_element;
unsigned num_dst;
unsigned num_src;
-} op_table [TGSI_OPCODE_LAST] = {
- [ TGSI_OPCODE_ADD ] = { false, true, TGSI_SWIZZLE_ZERO, 1, 2 },
- [ TGSI_OPCODE_CEIL ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_CMP ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_COS ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_DDX ] = { false, false, 0, 1, 0 },
- [ TGSI_OPCODE_DDY ] = { false, false, 0, 1, 0 },
- [ TGSI_OPCODE_DP2 ] = { false, true, TGSI_SWIZZLE_ONE, 1, 2 },
- [ TGSI_OPCODE_DP3 ] = { false, true, TGSI_SWIZZLE_ONE, 1, 2 },
- [ TGSI_OPCODE_DP4 ] = { false, true, TGSI_SWIZZLE_ONE, 1, 2 },
- [ TGSI_OPCODE_DST ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_END ] = { false, false, 0, 0, 0 },
- [ TGSI_OPCODE_EX2 ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_FLR ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_FRC ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_KILL_IF ] = { false, false, 0, 0, 1 },
- [ TGSI_OPCODE_KILL ] = { false, false, 0, 0, 0 },
- [ TGSI_OPCODE_LG2 ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_LIT ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_LRP ] = { false, false, 0, 1, 3 },
- [ TGSI_OPCODE_MAX ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_MAD ] = { false, false, 0, 1, 3 },
- [ TGSI_OPCODE_MIN ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_MOV ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_MUL ] = { false, true, TGSI_SWIZZLE_ONE, 1, 2 },
- [ TGSI_OPCODE_NOP ] = { false, false, 0, 0, 0 },
- [ TGSI_OPCODE_POW ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_RCP ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_RET ] = { false, false, 0, 0, 0 },
- [ TGSI_OPCODE_RSQ ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_SEQ ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SGE ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SGT ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SIN ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_SLE ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SLT ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SNE ] = { false, false, 0, 1, 2 },
- [ TGSI_OPCODE_SSG ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_TEX ] = { true, false, 0, 1, 2 },
- [ TGSI_OPCODE_TRUNC ] = { false, false, 0, 1, 1 },
- [ TGSI_OPCODE_TXB ] = { true, false, 0, 1, 2 },
- [ TGSI_OPCODE_TXP ] = { true, false, 0, 1, 2 },
+} op_table[TGSI_OPCODE_LAST] = {
+ [TGSI_OPCODE_ADD] = {false, true, TGSI_SWIZZLE_ZERO, 1, 2},
+ [TGSI_OPCODE_CEIL] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_CMP] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_COS] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_DDX] = {false, false, 0, 1, 0},
+ [TGSI_OPCODE_DDY] = {false, false, 0, 1, 0},
+ [TGSI_OPCODE_DP2] = {false, true, TGSI_SWIZZLE_ONE, 1, 2},
+ [TGSI_OPCODE_DP3] = {false, true, TGSI_SWIZZLE_ONE, 1, 2},
+ [TGSI_OPCODE_DP4] = {false, true, TGSI_SWIZZLE_ONE, 1, 2},
+ [TGSI_OPCODE_DST] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_END] = {false, false, 0, 0, 0},
+ [TGSI_OPCODE_EX2] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_FLR] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_FRC] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_KILL_IF] = {false, false, 0, 0, 1},
+ [TGSI_OPCODE_KILL] = {false, false, 0, 0, 0},
+ [TGSI_OPCODE_LG2] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_LIT] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_LRP] = {false, false, 0, 1, 3},
+ [TGSI_OPCODE_MAX] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_MAD] = {false, false, 0, 1, 3},
+ [TGSI_OPCODE_MIN] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_MOV] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_MUL] = {false, true, TGSI_SWIZZLE_ONE, 1, 2},
+ [TGSI_OPCODE_NOP] = {false, false, 0, 0, 0},
+ [TGSI_OPCODE_POW] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_RCP] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_RET] = {false, false, 0, 0, 0},
+ [TGSI_OPCODE_RSQ] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_SEQ] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SGE] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SGT] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SIN] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_SLE] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SLT] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SNE] = {false, false, 0, 1, 2},
+ [TGSI_OPCODE_SSG] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_TEX] = {true, false, 0, 1, 2},
+ [TGSI_OPCODE_TRUNC] = {false, false, 0, 1, 1},
+ [TGSI_OPCODE_TXB] = {true, false, 0, 1, 2},
+ [TGSI_OPCODE_TXP] = {true, false, 0, 1, 2},
};
-static boolean op_has_dst(unsigned opcode)
+static boolean
+op_has_dst(unsigned opcode)
{
return (op_table[opcode].num_dst > 0);
}
-static int op_num_dst(unsigned opcode)
+static int
+op_num_dst(unsigned opcode)
{
return op_table[opcode].num_dst;
}
-static int op_num_src(unsigned opcode)
+static int
+op_num_src(unsigned opcode)
{
return op_table[opcode].num_src;
}
-static boolean op_commutes(unsigned opcode)
+static boolean
+op_commutes(unsigned opcode)
{
return op_table[opcode].commutes;
}
-static unsigned mask_for_unswizzled(int num_components)
+static unsigned
+mask_for_unswizzled(int num_components)
{
unsigned mask = 0;
- switch(num_components)
- {
- case 4:
- mask |= TGSI_WRITEMASK_W;
- FALLTHROUGH;
- case 3:
- mask |= TGSI_WRITEMASK_Z;
- FALLTHROUGH;
- case 2:
- mask |= TGSI_WRITEMASK_Y;
- FALLTHROUGH;
- case 1:
- mask |= TGSI_WRITEMASK_X;
+ switch (num_components) {
+ case 4:
+ mask |= TGSI_WRITEMASK_W;
+ FALLTHROUGH;
+ case 3:
+ mask |= TGSI_WRITEMASK_Z;
+ FALLTHROUGH;
+ case 2:
+ mask |= TGSI_WRITEMASK_Y;
+ FALLTHROUGH;
+ case 1:
+ mask |= TGSI_WRITEMASK_X;
}
return mask;
}
-static boolean is_unswizzled(struct i915_full_src_register *r,
- unsigned write_mask)
+static boolean
+is_unswizzled(struct i915_full_src_register *r, unsigned write_mask)
{
- if ( write_mask & TGSI_WRITEMASK_X && r->Register.SwizzleX != TGSI_SWIZZLE_X)
+ if (write_mask & TGSI_WRITEMASK_X && r->Register.SwizzleX != TGSI_SWIZZLE_X)
return FALSE;
- if ( write_mask & TGSI_WRITEMASK_Y && r->Register.SwizzleY != TGSI_SWIZZLE_Y)
+ if (write_mask & TGSI_WRITEMASK_Y && r->Register.SwizzleY != TGSI_SWIZZLE_Y)
return FALSE;
- if ( write_mask & TGSI_WRITEMASK_Z && r->Register.SwizzleZ != TGSI_SWIZZLE_Z)
+ if (write_mask & TGSI_WRITEMASK_Z && r->Register.SwizzleZ != TGSI_SWIZZLE_Z)
return FALSE;
- if ( write_mask & TGSI_WRITEMASK_W && r->Register.SwizzleW != TGSI_SWIZZLE_W)
+ if (write_mask & TGSI_WRITEMASK_W && r->Register.SwizzleW != TGSI_SWIZZLE_W)
return FALSE;
return TRUE;
}
-static boolean op_is_texture(unsigned opcode)
+static boolean
+op_is_texture(unsigned opcode)
{
return op_table[opcode].is_texture;
}
-static unsigned op_neutral_element(unsigned opcode)
+static unsigned
+op_neutral_element(unsigned opcode)
{
unsigned ne = op_table[opcode].neutral_element;
if (!ne) {
- debug_printf("No neutral element for opcode %d\n",opcode);
+ debug_printf("No neutral element for opcode %d\n", opcode);
ne = TGSI_SWIZZLE_ZERO;
}
return ne;
* Sets the swizzle to the neutral element for the operation for the bits
* of writemask which are set, swizzle to identity otherwise.
*/
-static void set_neutral_element_swizzle(struct i915_full_src_register *r,
- unsigned write_mask,
- unsigned neutral)
+static void
+set_neutral_element_swizzle(struct i915_full_src_register *r,
+ unsigned write_mask, unsigned neutral)
{
- if ( write_mask & TGSI_WRITEMASK_X )
+ if (write_mask & TGSI_WRITEMASK_X)
r->Register.SwizzleX = neutral;
else
r->Register.SwizzleX = TGSI_SWIZZLE_X;
- if ( write_mask & TGSI_WRITEMASK_Y )
+ if (write_mask & TGSI_WRITEMASK_Y)
r->Register.SwizzleY = neutral;
else
r->Register.SwizzleY = TGSI_SWIZZLE_Y;
- if ( write_mask & TGSI_WRITEMASK_Z )
+ if (write_mask & TGSI_WRITEMASK_Z)
r->Register.SwizzleZ = neutral;
else
r->Register.SwizzleZ = TGSI_SWIZZLE_Z;
- if ( write_mask & TGSI_WRITEMASK_W )
+ if (write_mask & TGSI_WRITEMASK_W)
r->Register.SwizzleW = neutral;
else
r->Register.SwizzleW = TGSI_SWIZZLE_W;
}
-static void copy_src_reg(struct i915_src_register *o, const struct tgsi_src_register *i)
+static void
+copy_src_reg(struct i915_src_register *o, const struct tgsi_src_register *i)
{
- o->File = i->File;
- o->Indirect = i->Indirect;
+ o->File = i->File;
+ o->Indirect = i->Indirect;
o->Dimension = i->Dimension;
- o->Index = i->Index;
- o->SwizzleX = i->SwizzleX;
- o->SwizzleY = i->SwizzleY;
- o->SwizzleZ = i->SwizzleZ;
- o->SwizzleW = i->SwizzleW;
- o->Absolute = i->Absolute;
- o->Negate = i->Negate;
+ o->Index = i->Index;
+ o->SwizzleX = i->SwizzleX;
+ o->SwizzleY = i->SwizzleY;
+ o->SwizzleZ = i->SwizzleZ;
+ o->SwizzleW = i->SwizzleW;
+ o->Absolute = i->Absolute;
+ o->Negate = i->Negate;
}
-static void copy_dst_reg(struct i915_dst_register *o, const struct tgsi_dst_register *i)
+static void
+copy_dst_reg(struct i915_dst_register *o, const struct tgsi_dst_register *i)
{
- o->File = i->File;
+ o->File = i->File;
o->WriteMask = i->WriteMask;
- o->Indirect = i->Indirect;
+ o->Indirect = i->Indirect;
o->Dimension = i->Dimension;
- o->Index = i->Index;
+ o->Index = i->Index;
}
-static void copy_instruction(struct i915_full_instruction *o, const struct tgsi_full_instruction *i)
+static void
+copy_instruction(struct i915_full_instruction *o,
+ const struct tgsi_full_instruction *i)
{
memcpy(&o->Instruction, &i->Instruction, sizeof(o->Instruction));
memcpy(&o->Texture, &i->Texture, sizeof(o->Texture));
copy_src_reg(&o->Src[2].Register, &i->Src[2].Register);
}
-static void copy_token(union i915_full_token *o, union tgsi_full_token *i)
+static void
+copy_token(union i915_full_token *o, union tgsi_full_token *i)
{
if (i->Token.Type != TGSI_TOKEN_TYPE_INSTRUCTION)
memcpy(o, i, sizeof(*o));
else
copy_instruction(&o->FullInstruction, &i->FullInstruction);
-
}
-static void liveness_mark_written(struct i915_optimize_context *ctx,
- struct i915_full_dst_register *dst_reg,
- int pos)
+static void
+liveness_mark_written(struct i915_optimize_context *ctx,
+ struct i915_full_dst_register *dst_reg, int pos)
{
int dst_reg_index;
if (dst_reg->Register.File == TGSI_FILE_TEMPORARY) {
}
}
-static void liveness_mark_read(struct i915_optimize_context *ctx,
- struct i915_full_src_register *src_reg,
- int pos)
+static void
+liveness_mark_read(struct i915_optimize_context *ctx,
+ struct i915_full_src_register *src_reg, int pos)
{
int src_reg_index;
if (src_reg->Register.File == TGSI_FILE_TEMPORARY) {
}
}
-static void liveness_analysis(struct i915_optimize_context *ctx,
- struct i915_token_list *tokens)
+static void
+liveness_analysis(struct i915_optimize_context *ctx,
+ struct i915_token_list *tokens)
{
struct i915_full_dst_register *dst_reg;
struct i915_full_src_register *src_reg;
int num_dst, num_src;
int i = 0;
- for(i = 0; i < TGSI_EXEC_NUM_TEMPS; i++)
- {
+ for (i = 0; i < TGSI_EXEC_NUM_TEMPS; i++) {
ctx->first_write[i] = -1;
ctx->last_read[i] = -1;
}
- for(i = 0; i < tokens->NumTokens; i++)
- {
+ for (i = 0; i < tokens->NumTokens; i++) {
current = &tokens->Tokens[i];
if (current->Token.Type != TGSI_TOKEN_TYPE_INSTRUCTION)
opcode = current->FullInstruction.Instruction.Opcode;
num_dst = op_num_dst(opcode);
- switch(num_dst)
- {
- case 1:
- dst_reg = ¤t->FullInstruction.Dst[0];
- liveness_mark_written(ctx, dst_reg, i);
- case 0:
- break;
- default:
- debug_printf("Op %d has %d dst regs\n", opcode, num_dst);
- break;
+ switch (num_dst) {
+ case 1:
+ dst_reg = ¤t->FullInstruction.Dst[0];
+ liveness_mark_written(ctx, dst_reg, i);
+ case 0:
+ break;
+ default:
+ debug_printf("Op %d has %d dst regs\n", opcode, num_dst);
+ break;
}
}
- for(i = tokens->NumTokens - 1; i >= 0; i--)
- {
+ for (i = tokens->NumTokens - 1; i >= 0; i--) {
current = &tokens->Tokens[i];
if (current->Token.Type != TGSI_TOKEN_TYPE_INSTRUCTION)
opcode = current->FullInstruction.Instruction.Opcode;
num_src = op_num_src(opcode);
- switch(num_src)
- {
- case 3:
- src_reg = ¤t->FullInstruction.Src[2];
- liveness_mark_read(ctx, src_reg, i);
- FALLTHROUGH;
- case 2:
- src_reg = ¤t->FullInstruction.Src[1];
- liveness_mark_read(ctx, src_reg, i);
- FALLTHROUGH;
- case 1:
- src_reg = ¤t->FullInstruction.Src[0];
- liveness_mark_read(ctx, src_reg, i);
- FALLTHROUGH;
- case 0:
- break;
- default:
- debug_printf("Op %d has %d src regs\n", opcode, num_src);
- break;
+ switch (num_src) {
+ case 3:
+ src_reg = ¤t->FullInstruction.Src[2];
+ liveness_mark_read(ctx, src_reg, i);
+ FALLTHROUGH;
+ case 2:
+ src_reg = ¤t->FullInstruction.Src[1];
+ liveness_mark_read(ctx, src_reg, i);
+ FALLTHROUGH;
+ case 1:
+ src_reg = ¤t->FullInstruction.Src[0];
+ liveness_mark_read(ctx, src_reg, i);
+ FALLTHROUGH;
+ case 0:
+ break;
+ default:
+ debug_printf("Op %d has %d src regs\n", opcode, num_src);
+ break;
}
}
}
-static int unused_from(struct i915_optimize_context *ctx, struct i915_full_dst_register *dst_reg, int from)
+static int
+unused_from(struct i915_optimize_context *ctx,
+ struct i915_full_dst_register *dst_reg, int from)
{
int dst_reg_index = dst_reg->Register.Index;
assert(dst_reg_index < TGSI_EXEC_NUM_TEMPS);
}
/* Returns a mask with the components used for a texture access instruction */
-static unsigned i915_tex_mask(union i915_full_token *instr)
+static unsigned
+i915_tex_mask(union i915_full_token *instr)
{
unsigned mask;
/* Get the number of coords */
- mask = mask_for_unswizzled(i915_num_coords(instr->FullInstruction.Texture.Texture));
+ mask = mask_for_unswizzled(
+ i915_num_coords(instr->FullInstruction.Texture.Texture));
/* Add the W component if projective */
if (instr->FullInstruction.Instruction.Opcode == TGSI_OPCODE_TXP)
return mask;
}
-static boolean target_is_texture2d(uint tex)
+static boolean
+target_is_texture2d(uint tex)
{
switch (tex) {
case TGSI_TEXTURE_2D:
}
}
-
/*
* Optimize away useless indirect texture reads:
* MOV TEMP[0].xy, IN[0].xyyy
*
* note: this only seems to work on 2D/RECT textures, but not SHAADOW2D/1D/..
*/
-static void i915_fpc_optimize_mov_before_tex(struct i915_optimize_context *ctx,
- struct i915_token_list *tokens,
- int index)
+static void
+i915_fpc_optimize_mov_before_tex(struct i915_optimize_context *ctx,
+ struct i915_token_list *tokens, int index)
{
union i915_full_token *current = &tokens->Tokens[index - 1];
union i915_full_token *next = &tokens->Tokens[index];
- if ( current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- current->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- op_is_texture(next->FullInstruction.Instruction.Opcode) &&
- target_is_texture2d(next->FullInstruction.Texture.Texture) &&
- same_src_dst_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Dst[0]) &&
- is_unswizzled(¤t->FullInstruction.Src[0], i915_tex_mask(next)) &&
- unused_from(ctx, ¤t->FullInstruction.Dst[0], index))
- {
- memcpy(&next->FullInstruction.Src[0], ¤t->FullInstruction.Src[0], sizeof(struct i915_src_register));
+ if (current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ current->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ op_is_texture(next->FullInstruction.Instruction.Opcode) &&
+ target_is_texture2d(next->FullInstruction.Texture.Texture) &&
+ same_src_dst_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ is_unswizzled(¤t->FullInstruction.Src[0], i915_tex_mask(next)) &&
+ unused_from(ctx, ¤t->FullInstruction.Dst[0], index)) {
+ memcpy(&next->FullInstruction.Src[0], ¤t->FullInstruction.Src[0],
+ sizeof(struct i915_src_register));
current->FullInstruction.Instruction.Opcode = TGSI_OPCODE_NOP;
}
}
* NOP
* MOV OUT[0].xyw, TEMP[1].xyww
*/
-static void i915_fpc_optimize_mov_after_mov(union i915_full_token *current, union i915_full_token *next)
+static void
+i915_fpc_optimize_mov_after_mov(union i915_full_token *current,
+ union i915_full_token *next)
{
struct i915_full_src_register *src_reg1, *src_reg2;
struct i915_full_dst_register *dst_reg1, *dst_reg2;
unsigned swizzle_x, swizzle_y, swizzle_z, swizzle_w;
- if ( current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- current->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- current->FullInstruction.Instruction.Saturate == next->FullInstruction.Instruction.Saturate &&
- same_dst_reg(&next->FullInstruction.Dst[0], ¤t->FullInstruction.Dst[0]) &&
- same_src_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Src[0]) &&
- !same_src_dst_reg(¤t->FullInstruction.Src[0], ¤t->FullInstruction.Dst[0]) )
- {
+ if (current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ current->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ current->FullInstruction.Instruction.Saturate ==
+ next->FullInstruction.Instruction.Saturate &&
+ same_dst_reg(&next->FullInstruction.Dst[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ same_src_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Src[0]) &&
+ !same_src_dst_reg(¤t->FullInstruction.Src[0],
+ ¤t->FullInstruction.Dst[0])) {
src_reg1 = ¤t->FullInstruction.Src[0];
dst_reg1 = ¤t->FullInstruction.Dst[0];
src_reg2 = &next->FullInstruction.Src[0];
* MUL OUT[0].xyzw, TEMP[1].xyz1, TEMP[2]
* This is useful for optimizing texenv.
*/
-static void i915_fpc_optimize_mov_after_alu(union i915_full_token *current, union i915_full_token *next)
+static void
+i915_fpc_optimize_mov_after_alu(union i915_full_token *current,
+ union i915_full_token *next)
{
- if ( current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- op_commutes(current->FullInstruction.Instruction.Opcode) &&
- current->FullInstruction.Instruction.Saturate == next->FullInstruction.Instruction.Saturate &&
- next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- same_dst_reg(&next->FullInstruction.Dst[0], ¤t->FullInstruction.Dst[0]) &&
- same_src_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Src[1]) &&
- !same_src_dst_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Dst[0]) &&
- is_unswizzled(¤t->FullInstruction.Src[0], current->FullInstruction.Dst[0].Register.WriteMask) &&
- is_unswizzled(¤t->FullInstruction.Src[1], current->FullInstruction.Dst[0].Register.WriteMask) &&
- is_unswizzled(&next->FullInstruction.Src[0], next->FullInstruction.Dst[0].Register.WriteMask) )
- {
+ if (current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ op_commutes(current->FullInstruction.Instruction.Opcode) &&
+ current->FullInstruction.Instruction.Saturate ==
+ next->FullInstruction.Instruction.Saturate &&
+ next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ same_dst_reg(&next->FullInstruction.Dst[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ same_src_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Src[1]) &&
+ !same_src_dst_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ is_unswizzled(¤t->FullInstruction.Src[0],
+ current->FullInstruction.Dst[0].Register.WriteMask) &&
+ is_unswizzled(¤t->FullInstruction.Src[1],
+ current->FullInstruction.Dst[0].Register.WriteMask) &&
+ is_unswizzled(&next->FullInstruction.Src[0],
+ next->FullInstruction.Dst[0].Register.WriteMask)) {
next->FullInstruction.Instruction.Opcode = TGSI_OPCODE_NOP;
set_neutral_element_swizzle(¤t->FullInstruction.Src[1], 0, 0);
- set_neutral_element_swizzle(¤t->FullInstruction.Src[0],
- next->FullInstruction.Dst[0].Register.WriteMask,
- op_neutral_element(current->FullInstruction.Instruction.Opcode));
-
- current->FullInstruction.Dst[0].Register.WriteMask = current->FullInstruction.Dst[0].Register.WriteMask |
- next->FullInstruction.Dst[0].Register.WriteMask;
+ set_neutral_element_swizzle(
+ ¤t->FullInstruction.Src[0],
+ next->FullInstruction.Dst[0].Register.WriteMask,
+ op_neutral_element(current->FullInstruction.Instruction.Opcode));
+
+ current->FullInstruction.Dst[0].Register.WriteMask =
+ current->FullInstruction.Dst[0].Register.WriteMask |
+ next->FullInstruction.Dst[0].Register.WriteMask;
return;
}
- if ( current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- op_commutes(current->FullInstruction.Instruction.Opcode) &&
- current->FullInstruction.Instruction.Saturate == next->FullInstruction.Instruction.Saturate &&
- next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- same_dst_reg(&next->FullInstruction.Dst[0], ¤t->FullInstruction.Dst[0]) &&
- same_src_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Src[0]) &&
- !same_src_dst_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Dst[0]) &&
- is_unswizzled(¤t->FullInstruction.Src[0], current->FullInstruction.Dst[0].Register.WriteMask) &&
- is_unswizzled(¤t->FullInstruction.Src[1], current->FullInstruction.Dst[0].Register.WriteMask) &&
- is_unswizzled(&next->FullInstruction.Src[0], next->FullInstruction.Dst[0].Register.WriteMask) )
- {
+ if (current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ op_commutes(current->FullInstruction.Instruction.Opcode) &&
+ current->FullInstruction.Instruction.Saturate ==
+ next->FullInstruction.Instruction.Saturate &&
+ next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ same_dst_reg(&next->FullInstruction.Dst[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ same_src_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Src[0]) &&
+ !same_src_dst_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Dst[0]) &&
+ is_unswizzled(¤t->FullInstruction.Src[0],
+ current->FullInstruction.Dst[0].Register.WriteMask) &&
+ is_unswizzled(¤t->FullInstruction.Src[1],
+ current->FullInstruction.Dst[0].Register.WriteMask) &&
+ is_unswizzled(&next->FullInstruction.Src[0],
+ next->FullInstruction.Dst[0].Register.WriteMask)) {
next->FullInstruction.Instruction.Opcode = TGSI_OPCODE_NOP;
set_neutral_element_swizzle(¤t->FullInstruction.Src[0], 0, 0);
- set_neutral_element_swizzle(¤t->FullInstruction.Src[1],
- next->FullInstruction.Dst[0].Register.WriteMask,
- op_neutral_element(current->FullInstruction.Instruction.Opcode));
-
- current->FullInstruction.Dst[0].Register.WriteMask = current->FullInstruction.Dst[0].Register.WriteMask |
- next->FullInstruction.Dst[0].Register.WriteMask;
+ set_neutral_element_swizzle(
+ ¤t->FullInstruction.Src[1],
+ next->FullInstruction.Dst[0].Register.WriteMask,
+ op_neutral_element(current->FullInstruction.Instruction.Opcode));
+
+ current->FullInstruction.Dst[0].Register.WriteMask =
+ current->FullInstruction.Dst[0].Register.WriteMask |
+ next->FullInstruction.Dst[0].Register.WriteMask;
return;
}
}
* into:
* NOP
*/
-static boolean i915_fpc_useless_mov(union tgsi_full_token *tgsi_current)
+static boolean
+i915_fpc_useless_mov(union tgsi_full_token *tgsi_current)
{
union i915_full_token current;
- copy_token(¤t , tgsi_current);
- if ( current.Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- current.FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- op_has_dst(current.FullInstruction.Instruction.Opcode) &&
- !current.FullInstruction.Instruction.Saturate &&
- current.FullInstruction.Src[0].Register.Absolute == 0 &&
- current.FullInstruction.Src[0].Register.Negate == 0 &&
- is_unswizzled(¤t.FullInstruction.Src[0], current.FullInstruction.Dst[0].Register.WriteMask) &&
- same_src_dst_reg(¤t.FullInstruction.Src[0], ¤t.FullInstruction.Dst[0]) )
- {
+ copy_token(¤t, tgsi_current);
+ if (current.Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ current.FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ op_has_dst(current.FullInstruction.Instruction.Opcode) &&
+ !current.FullInstruction.Instruction.Saturate &&
+ current.FullInstruction.Src[0].Register.Absolute == 0 &&
+ current.FullInstruction.Src[0].Register.Negate == 0 &&
+ is_unswizzled(¤t.FullInstruction.Src[0],
+ current.FullInstruction.Dst[0].Register.WriteMask) &&
+ same_src_dst_reg(¤t.FullInstruction.Src[0],
+ ¤t.FullInstruction.Dst[0])) {
return TRUE;
}
return FALSE;
* into:
* *** OUT[0], TEMP[1], TEMP[2]
*/
-static void i915_fpc_optimize_useless_mov_after_inst(struct i915_optimize_context *ctx,
- struct i915_token_list *tokens,
- int index)
+static void
+i915_fpc_optimize_useless_mov_after_inst(struct i915_optimize_context *ctx,
+ struct i915_token_list *tokens,
+ int index)
{
union i915_full_token *current = &tokens->Tokens[index - 1];
union i915_full_token *next = &tokens->Tokens[index];
// &out_tokens->Tokens[i-1], &out_tokens->Tokens[i]);
- if ( current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
- next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
- op_has_dst(current->FullInstruction.Instruction.Opcode) &&
- !next->FullInstruction.Instruction.Saturate &&
- next->FullInstruction.Src[0].Register.Absolute == 0 &&
- next->FullInstruction.Src[0].Register.Negate == 0 &&
- unused_from(ctx, ¤t->FullInstruction.Dst[0], index) &&
- current->FullInstruction.Dst[0].Register.WriteMask == TGSI_WRITEMASK_XYZW &&
- is_unswizzled(&next->FullInstruction.Src[0], next->FullInstruction.Dst[0].Register.WriteMask) &&
- current->FullInstruction.Dst[0].Register.WriteMask == next->FullInstruction.Dst[0].Register.WriteMask &&
- same_src_dst_reg(&next->FullInstruction.Src[0], ¤t->FullInstruction.Dst[0]) )
- {
+ if (current->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->Token.Type == TGSI_TOKEN_TYPE_INSTRUCTION &&
+ next->FullInstruction.Instruction.Opcode == TGSI_OPCODE_MOV &&
+ op_has_dst(current->FullInstruction.Instruction.Opcode) &&
+ !next->FullInstruction.Instruction.Saturate &&
+ next->FullInstruction.Src[0].Register.Absolute == 0 &&
+ next->FullInstruction.Src[0].Register.Negate == 0 &&
+ unused_from(ctx, ¤t->FullInstruction.Dst[0], index) &&
+ current->FullInstruction.Dst[0].Register.WriteMask ==
+ TGSI_WRITEMASK_XYZW &&
+ is_unswizzled(&next->FullInstruction.Src[0],
+ next->FullInstruction.Dst[0].Register.WriteMask) &&
+ current->FullInstruction.Dst[0].Register.WriteMask ==
+ next->FullInstruction.Dst[0].Register.WriteMask &&
+ same_src_dst_reg(&next->FullInstruction.Src[0],
+ ¤t->FullInstruction.Dst[0])) {
next->FullInstruction.Instruction.Opcode = TGSI_OPCODE_NOP;
current->FullInstruction.Dst[0] = next->FullInstruction.Dst[0];
}
}
-struct i915_token_list* i915_optimize(const struct tgsi_token *tokens)
+struct i915_token_list *
+i915_optimize(const struct tgsi_token *tokens)
{
struct i915_token_list *out_tokens = MALLOC(sizeof(struct i915_token_list));
struct tgsi_parse_context parse;
out_tokens->NumTokens = 0;
/* Count the tokens */
- tgsi_parse_init( &parse, tokens );
- while( !tgsi_parse_end_of_tokens( &parse ) ) {
- tgsi_parse_token( &parse );
+ tgsi_parse_init(&parse, tokens);
+ while (!tgsi_parse_end_of_tokens(&parse)) {
+ tgsi_parse_token(&parse);
out_tokens->NumTokens++;
}
- tgsi_parse_free (&parse);
+ tgsi_parse_free(&parse);
/* Allocate our tokens */
- out_tokens->Tokens = MALLOC(sizeof(union i915_full_token) * out_tokens->NumTokens);
+ out_tokens->Tokens =
+ MALLOC(sizeof(union i915_full_token) * out_tokens->NumTokens);
- tgsi_parse_init( &parse, tokens );
- while( !tgsi_parse_end_of_tokens( &parse ) ) {
- tgsi_parse_token( &parse );
+ tgsi_parse_init(&parse, tokens);
+ while (!tgsi_parse_end_of_tokens(&parse)) {
+ tgsi_parse_token(&parse);
if (i915_fpc_useless_mov(&parse.FullToken)) {
out_tokens->NumTokens--;
continue;
}
- copy_token(&out_tokens->Tokens[i] , &parse.FullToken);
+ copy_token(&out_tokens->Tokens[i], &parse.FullToken);
i++;
}
- tgsi_parse_free (&parse);
+ tgsi_parse_free(&parse);
liveness_analysis(ctx, out_tokens);
i = 1;
- while( i < out_tokens->NumTokens) {
+ while (i < out_tokens->NumTokens) {
i915_fpc_optimize_useless_mov_after_inst(ctx, out_tokens, i);
- i915_fpc_optimize_mov_after_alu(&out_tokens->Tokens[i-1], &out_tokens->Tokens[i]);
- i915_fpc_optimize_mov_after_mov(&out_tokens->Tokens[i-1], &out_tokens->Tokens[i]);
+ i915_fpc_optimize_mov_after_alu(&out_tokens->Tokens[i - 1],
+ &out_tokens->Tokens[i]);
+ i915_fpc_optimize_mov_after_mov(&out_tokens->Tokens[i - 1],
+ &out_tokens->Tokens[i]);
i915_fpc_optimize_mov_before_tex(ctx, out_tokens, i);
i++;
}
return out_tokens;
}
-void i915_optimize_free(struct i915_token_list *tokens)
+void
+i915_optimize_free(struct i915_token_list *tokens)
{
free(tokens->Tokens);
free(tokens);
}
-
-
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#include <stdarg.h>
-#include "i915_reg.h"
#include "i915_context.h"
-#include "i915_fpc.h"
#include "i915_debug_private.h"
+#include "i915_fpc.h"
+#include "i915_reg.h"
#include "pipe/p_shader_tokens.h"
+#include "tgsi/tgsi_dump.h"
+#include "tgsi/tgsi_parse.h"
#include "util/u_math.h"
#include "util/u_memory.h"
#include "util/u_string.h"
-#include "tgsi/tgsi_parse.h"
-#include "tgsi/tgsi_dump.h"
#include "draw/draw_vertex.h"
* Simple pass-through fragment shader to use when we don't have
* a real shader (or it fails to compile for some reason).
*/
-static unsigned passthrough_decl[] =
-{
- _3DSTATE_PIXEL_SHADER_PROGRAM | ((1*3)-1),
+static unsigned passthrough_decl[] = {
+ _3DSTATE_PIXEL_SHADER_PROGRAM | ((1 * 3) - 1),
};
-static unsigned passthrough_program[] =
-{
+static unsigned passthrough_program[] = {
/* move to output color:
*/
- (A0_MOV |
- (REG_TYPE_OC << A0_DEST_TYPE_SHIFT) |
- A0_DEST_CHANNEL_ALL |
- (REG_TYPE_R << A0_SRC0_TYPE_SHIFT) |
- (0 << A0_SRC0_NR_SHIFT)),
+ (A0_MOV | (REG_TYPE_OC << A0_DEST_TYPE_SHIFT) | A0_DEST_CHANNEL_ALL |
+ (REG_TYPE_R << A0_SRC0_TYPE_SHIFT) | (0 << A0_SRC0_NR_SHIFT)),
((SRC_ONE << A1_SRC0_CHANNEL_X_SHIFT) |
(SRC_ZERO << A1_SRC0_CHANNEL_Y_SHIFT) |
(SRC_ZERO << A1_SRC0_CHANNEL_Z_SHIFT) |
(SRC_ONE << A1_SRC0_CHANNEL_W_SHIFT)),
- 0
-};
+ 0};
/* 2*pi, -(2*pi)^3/3!, (2*pi)^5/5!, -(2*pi)^7/7! */
-static const float sin_constants[4] = { 2.0 * M_PI,
- -8.0f * M_PI * M_PI * M_PI / (3 * 2 * 1),
- 32.0f * M_PI * M_PI * M_PI * M_PI * M_PI / (5 * 4 * 3 * 2 * 1),
- -128.0f * M_PI * M_PI * M_PI * M_PI * M_PI * M_PI * M_PI / (7 * 6 * 5 * 4 * 3 * 2 * 1)
-};
+static const float sin_constants[4] = {
+ 2.0 * M_PI, -8.0f * M_PI *M_PI *M_PI / (3 * 2 * 1),
+ 32.0f * M_PI *M_PI *M_PI *M_PI *M_PI / (5 * 4 * 3 * 2 * 1),
+ -128.0f * M_PI *M_PI *M_PI *M_PI *M_PI *M_PI *M_PI /
+ (7 * 6 * 5 * 4 * 3 * 2 * 1)};
/* 1, -(2*pi)^2/2!, (2*pi)^4/4!, -(2*pi)^6/6! */
-static const float cos_constants[4] = { 1.0,
- -4.0f * M_PI * M_PI / (2 * 1),
- 16.0f * M_PI * M_PI * M_PI * M_PI / (4 * 3 * 2 * 1),
- -64.0f * M_PI * M_PI * M_PI * M_PI * M_PI * M_PI / (6 * 5 * 4 * 3 * 2 * 1)
-};
-
-
+static const float cos_constants[4] = {
+ 1.0, -4.0f * M_PI *M_PI / (2 * 1),
+ 16.0f * M_PI *M_PI *M_PI *M_PI / (4 * 3 * 2 * 1),
+ -64.0f * M_PI *M_PI *M_PI *M_PI *M_PI *M_PI / (6 * 5 * 4 * 3 * 2 * 1)};
/**
* component-wise negation of ureg
((w & 1) << UREG_CHANNEL_W_NEGATE_SHIFT));
}
-
/**
* In the event of a translation failure, we'll generate a simple color
* pass-through program.
static void
i915_use_passthrough_shader(struct i915_fragment_shader *fs)
{
- fs->program = (uint *) MALLOC(sizeof(passthrough_program));
- fs->decl = (uint *) MALLOC(sizeof(passthrough_decl));
+ fs->program = (uint *)MALLOC(sizeof(passthrough_program));
+ fs->decl = (uint *)MALLOC(sizeof(passthrough_decl));
if (fs->program) {
memcpy(fs->program, passthrough_program, sizeof(passthrough_program));
memcpy(fs->decl, passthrough_decl, sizeof(passthrough_decl));
fs->num_constants = 0;
}
-
void
i915_program_error(struct i915_fp_compile *p, const char *msg, ...)
{
char buffer[1024];
debug_printf("i915_program_error: ");
- va_start( args, msg );
- vsnprintf( buffer, sizeof(buffer), msg, args );
- va_end( args );
+ va_start(args, msg);
+ vsnprintf(buffer, sizeof(buffer), msg, args);
+ va_end(args);
debug_printf("%s", buffer);
debug_printf("\n");
p->error = 1;
}
-static uint get_mapping(struct i915_fragment_shader* fs, int unit)
+static uint
+get_mapping(struct i915_fragment_shader *fs, int unit)
{
int i;
- for (i = 0; i < I915_TEX_UNITS; i++)
- {
+ for (i = 0; i < I915_TEX_UNITS; i++) {
if (fs->generic_mapping[i] == -1) {
fs->generic_mapping[i] = unit;
return i;
* components wide. Could use a texcoord to pass these
* attributes if necessary, but that won't work in the general
* case.
- *
+ *
* We also use a texture coordinate to pass wpos when possible.
*/
sem_ind = p->shader->info.input_semantic_index[index];
switch (sem_name) {
- case TGSI_SEMANTIC_POSITION:
- {
- /* for fragcoord */
- int real_tex_unit = get_mapping(fs, I915_SEMANTIC_POS);
- src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_ALL);
- break;
- }
+ case TGSI_SEMANTIC_POSITION: {
+ /* for fragcoord */
+ int real_tex_unit = get_mapping(fs, I915_SEMANTIC_POS);
+ src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit,
+ D0_CHANNEL_ALL);
+ break;
+ }
case TGSI_SEMANTIC_COLOR:
if (sem_ind == 0) {
src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
- }
- else {
+ } else {
/* secondary color */
assert(sem_ind == 1);
src = i915_emit_decl(p, REG_TYPE_T, T_SPECULAR, D0_CHANNEL_XYZ);
src = i915_emit_decl(p, REG_TYPE_T, T_FOG_W, D0_CHANNEL_W);
src = swizzle(src, W, W, W, W);
break;
- case TGSI_SEMANTIC_GENERIC:
- {
- int real_tex_unit = get_mapping(fs, sem_ind);
- src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_ALL);
- break;
- }
- case TGSI_SEMANTIC_FACE:
- {
- /* for back/front faces */
- int real_tex_unit = get_mapping(fs, I915_SEMANTIC_FACE);
- src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_X);
- break;
- }
+ case TGSI_SEMANTIC_GENERIC: {
+ int real_tex_unit = get_mapping(fs, sem_ind);
+ src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit,
+ D0_CHANNEL_ALL);
+ break;
+ }
+ case TGSI_SEMANTIC_FACE: {
+ /* for back/front faces */
+ int real_tex_unit = get_mapping(fs, I915_SEMANTIC_FACE);
+ src =
+ i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_X);
+ break;
+ }
default:
i915_program_error(p, "Bad source->Index");
return 0;
return 0;
}
- src = swizzle(src,
- source->Register.SwizzleX,
- source->Register.SwizzleY,
- source->Register.SwizzleZ,
- source->Register.SwizzleW);
+ src = swizzle(src, source->Register.SwizzleX, source->Register.SwizzleY,
+ source->Register.SwizzleZ, source->Register.SwizzleW);
/* No HW abs flag, so we have to max with the negation. */
if (source->Register.Absolute) {
uint tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_MAX,
- tmp, A0_DEST_CHANNEL_ALL, 0,
- src,
- negate(src, 1, 1, 1, 1),
- 0);
+ i915_emit_arith(p, A0_MAX, tmp, A0_DEST_CHANNEL_ALL, 0, src,
+ negate(src, 1, 1, 1, 1), 0);
src = tmp;
}
return src;
}
-
/**
* Construct a ureg for a destination register.
*/
const struct i915_full_dst_register *dest)
{
switch (dest->Register.File) {
- case TGSI_FILE_OUTPUT:
- {
- uint sem_name = p->shader->info.output_semantic_name[dest->Register.Index];
- switch (sem_name) {
- case TGSI_SEMANTIC_POSITION:
- return UREG(REG_TYPE_OD, 0);
- case TGSI_SEMANTIC_COLOR:
- return UREG(REG_TYPE_OC, 0);
- default:
- i915_program_error(p, "Bad inst->DstReg.Index/semantics");
- return 0;
- }
+ case TGSI_FILE_OUTPUT: {
+ uint sem_name =
+ p->shader->info.output_semantic_name[dest->Register.Index];
+ switch (sem_name) {
+ case TGSI_SEMANTIC_POSITION:
+ return UREG(REG_TYPE_OD, 0);
+ case TGSI_SEMANTIC_COLOR:
+ return UREG(REG_TYPE_OC, 0);
+ default:
+ i915_program_error(p, "Bad inst->DstReg.Index/semantics");
+ return 0;
}
+ }
case TGSI_FILE_TEMPORARY:
return UREG(REG_TYPE_R, dest->Register.Index);
default:
}
}
-
/**
* Compute flags for saturation and writemask.
*/
static uint
get_result_flags(const struct i915_full_instruction *inst)
{
- const uint writeMask
- = inst->Dst[0].Register.WriteMask;
+ const uint writeMask = inst->Dst[0].Register.WriteMask;
uint flags = 0x0;
if (inst->Instruction.Saturate)
return flags;
}
-
/**
* Convert TGSI_TEXTURE_x token to DO_SAMPLE_TYPE_x token
*/
}
}
-
/**
* Generate texel lookup instruction.
*/
static void
-emit_tex(struct i915_fp_compile *p,
- const struct i915_full_instruction *inst,
- uint opcode,
- struct i915_fragment_shader* fs)
+emit_tex(struct i915_fp_compile *p, const struct i915_full_instruction *inst,
+ uint opcode, struct i915_fragment_shader *fs)
{
uint texture = inst->Texture.Texture;
uint unit = inst->Src[1].Register.Index;
- uint tex = translate_tex_src_target( p, texture );
+ uint tex = translate_tex_src_target(p, texture);
uint sampler = i915_emit_decl(p, REG_TYPE_S, unit, tex);
- uint coord = src_vector( p, &inst->Src[0], fs);
-
- i915_emit_texld( p,
- get_result_vector( p, &inst->Dst[0] ),
- get_result_flags( inst ),
- sampler,
- coord,
- opcode,
- i915_num_coords(texture) );
-}
+ uint coord = src_vector(p, &inst->Src[0], fs);
+ i915_emit_texld(p, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), sampler, coord, opcode,
+ i915_num_coords(texture));
+}
/**
* Generate a simple arithmetic instruction
*/
static void
emit_simple_arith(struct i915_fp_compile *p,
- const struct i915_full_instruction *inst,
- uint opcode, uint numArgs,
- struct i915_fragment_shader *fs)
+ const struct i915_full_instruction *inst, uint opcode,
+ uint numArgs, struct i915_fragment_shader *fs)
{
uint arg1, arg2, arg3;
assert(numArgs <= 3);
- arg1 = (numArgs < 1) ? 0 : src_vector( p, &inst->Src[0], fs );
- arg2 = (numArgs < 2) ? 0 : src_vector( p, &inst->Src[1], fs );
- arg3 = (numArgs < 3) ? 0 : src_vector( p, &inst->Src[2], fs );
-
- i915_emit_arith( p,
- opcode,
- get_result_vector( p, &inst->Dst[0]),
- get_result_flags( inst ), 0,
- arg1,
- arg2,
- arg3 );
-}
+ arg1 = (numArgs < 1) ? 0 : src_vector(p, &inst->Src[0], fs);
+ arg2 = (numArgs < 2) ? 0 : src_vector(p, &inst->Src[1], fs);
+ arg3 = (numArgs < 3) ? 0 : src_vector(p, &inst->Src[2], fs);
+ i915_emit_arith(p, opcode, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, arg1, arg2, arg3);
+}
/** As above, but swap the first two src regs */
static void
emit_simple_arith_swap2(struct i915_fp_compile *p,
- const struct i915_full_instruction *inst,
- uint opcode, uint numArgs,
- struct i915_fragment_shader *fs)
+ const struct i915_full_instruction *inst, uint opcode,
+ uint numArgs, struct i915_fragment_shader *fs)
{
struct i915_full_instruction inst2;
src0 = src_vector(p, &inst->Src[0], fs);
tmp = i915_get_utemp(p);
flags = get_result_flags(inst);
- i915_emit_arith(p,
- A0_FLR,
- tmp,
- flags & A0_DEST_CHANNEL_ALL, 0,
+ i915_emit_arith(p, A0_FLR, tmp, flags & A0_DEST_CHANNEL_ALL, 0,
negate(src0, 1, 1, 1, 1), 0, 0);
- i915_emit_arith(p,
- A0_MOV,
- get_result_vector(p, &inst->Dst[0]),
- flags, 0,
+ i915_emit_arith(p, A0_MOV, get_result_vector(p, &inst->Dst[0]), flags, 0,
negate(tmp, 1, 1, 1, 1), 0, 0);
break;
src0 = src_vector(p, &inst->Src[0], fs);
src1 = src_vector(p, &inst->Src[1], fs);
src2 = src_vector(p, &inst->Src[2], fs);
- i915_emit_arith(p, A0_CMP,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst),
- 0, src0, src2, src1); /* NOTE: order of src2, src1 */
+ i915_emit_arith(p, A0_CMP, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, src0, src2,
+ src1); /* NOTE: order of src2, src1 */
break;
case TGSI_OPCODE_COS:
src0 = src_vector(p, &inst->Src[0], fs);
tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_X, 0,
- src0, i915_emit_const1f(p, 1.0f / (float) (M_PI * 2.0)), 0);
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_X, 0, src0,
+ i915_emit_const1f(p, 1.0f / (float)(M_PI * 2.0)), 0);
i915_emit_arith(p, A0_MOD, tmp, A0_DEST_CHANNEL_X, 0, tmp, 0, 0);
- /*
+ /*
* t0.xy = MUL x.xx11, x.x111 ; x^2, x, 1, 1
* t0 = MUL t0.xyxy t0.xx11 ; x^4, x^3, x^2, 1
* t0 = MUL t0.xxz1 t0.z111 ; x^6 x^4 x^2 1
* result = DP4 t0, cos_constants
*/
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_XY, 0,
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_XY, 0,
swizzle(tmp, X, X, ONE, ONE),
swizzle(tmp, X, ONE, ONE, ONE), 0);
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_XYZ, 0,
- swizzle(tmp, X, Y, X, ONE),
- swizzle(tmp, X, X, ONE, ONE), 0);
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_XYZ, 0,
+ swizzle(tmp, X, Y, X, ONE), swizzle(tmp, X, X, ONE, ONE),
+ 0);
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_XYZ, 0,
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_XYZ, 0,
swizzle(tmp, X, X, Z, ONE),
swizzle(tmp, Z, ONE, ONE, ONE), 0);
- i915_emit_arith(p,
- A0_DP4,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(tmp, ONE, Z, Y, X),
+ i915_emit_arith(p, A0_DP4, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(tmp, ONE, Z, Y, X),
i915_emit_const4fv(p, cos_constants), 0);
break;
- case TGSI_OPCODE_DDX:
- case TGSI_OPCODE_DDY:
+ case TGSI_OPCODE_DDX:
+ case TGSI_OPCODE_DDY:
/* XXX We just output 0 here */
debug_printf("Punting DDX/DDY\n");
src0 = get_result_vector(p, &inst->Dst[0]);
- i915_emit_arith(p,
- A0_MOV,
- get_result_vector(p, &inst->Dst[0]),
+ i915_emit_arith(p, A0_MOV, get_result_vector(p, &inst->Dst[0]),
get_result_flags(inst), 0,
swizzle(src0, ZERO, ZERO, ZERO, ZERO), 0, 0);
break;
- case TGSI_OPCODE_DP2:
+ case TGSI_OPCODE_DP2:
src0 = src_vector(p, &inst->Src[0], fs);
src1 = src_vector(p, &inst->Src[1], fs);
- i915_emit_arith(p,
- A0_DP3,
- get_result_vector(p, &inst->Dst[0]),
+ i915_emit_arith(p, A0_DP3, get_result_vector(p, &inst->Dst[0]),
get_result_flags(inst), 0,
swizzle(src0, X, Y, ZERO, ZERO), src1, 0);
break;
* result[2] = a[2] * 1;
* result[3] = 1 * b[3];
*/
- i915_emit_arith(p,
- A0_MUL,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(src0, ONE, Y, Z, ONE),
+ i915_emit_arith(p, A0_MUL, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(src0, ONE, Y, Z, ONE),
swizzle(src1, ONE, Y, ONE, W), 0);
break;
case TGSI_OPCODE_EX2:
src0 = src_vector(p, &inst->Src[0], fs);
- i915_emit_arith(p,
- A0_EXP,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(src0, X, X, X, X), 0, 0);
+ i915_emit_arith(p, A0_EXP, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(src0, X, X, X, X), 0,
+ 0);
break;
case TGSI_OPCODE_FLR:
src0 = src_vector(p, &inst->Src[0], fs);
tmp = i915_get_utemp(p);
- i915_emit_texld(p,
- tmp, /* dest reg: a dummy reg */
- A0_DEST_CHANNEL_ALL, /* dest writemask */
- 0, /* sampler */
- src0, /* coord*/
- T0_TEXKILL, /* opcode */
- 1); /* num_coord */
+ i915_emit_texld(p, tmp, /* dest reg: a dummy reg */
+ A0_DEST_CHANNEL_ALL, /* dest writemask */
+ 0, /* sampler */
+ src0, /* coord*/
+ T0_TEXKILL, /* opcode */
+ 1); /* num_coord */
break;
case TGSI_OPCODE_KILL:
/* unconditional kill */
tmp = i915_get_utemp(p);
- i915_emit_texld(p,
- tmp, /* dest reg: a dummy reg */
- A0_DEST_CHANNEL_ALL, /* dest writemask */
- 0, /* sampler */
- negate(swizzle(UREG(REG_TYPE_R, 0), ONE, ONE, ONE, ONE), 1, 1, 1, 1), /* coord */
- T0_TEXKILL, /* opcode */
- 1); /* num_coord */
+ i915_emit_texld(p, tmp, /* dest reg: a dummy reg */
+ A0_DEST_CHANNEL_ALL, /* dest writemask */
+ 0, /* sampler */
+ negate(swizzle(UREG(REG_TYPE_R, 0), ONE, ONE, ONE, ONE),
+ 1, 1, 1, 1), /* coord */
+ T0_TEXKILL, /* opcode */
+ 1); /* num_coord */
break;
case TGSI_OPCODE_LG2:
src0 = src_vector(p, &inst->Src[0], fs);
- i915_emit_arith(p,
- A0_LOG,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(src0, X, X, X, X), 0, 0);
+ i915_emit_arith(p, A0_LOG, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(src0, X, X, X, X), 0,
+ 0);
break;
case TGSI_OPCODE_LIT:
* tmp.y = exp(tmp.y)
* result = cmp (a.11-x1, a.1x01, a.1xy1 )
*/
- i915_emit_arith(p, A0_MAX, tmp, A0_DEST_CHANNEL_ALL, 0,
- src0, swizzle(src0, ZERO, ZERO, Z, W), 0);
+ i915_emit_arith(p, A0_MAX, tmp, A0_DEST_CHANNEL_ALL, 0, src0,
+ swizzle(src0, ZERO, ZERO, Z, W), 0);
i915_emit_arith(p, A0_LOG, tmp, A0_DEST_CHANNEL_Y, 0,
swizzle(tmp, Y, Y, Y, Y), 0, 0);
i915_emit_arith(p, A0_EXP, tmp, A0_DEST_CHANNEL_Y, 0,
swizzle(tmp, Y, Y, Y, Y), 0, 0);
- i915_emit_arith(p, A0_CMP,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- negate(swizzle(tmp, ONE, ONE, X, ONE), 0, 0, 1, 0),
- swizzle(tmp, ONE, X, ZERO, ONE),
- swizzle(tmp, ONE, X, Y, ONE));
+ i915_emit_arith(
+ p, A0_CMP, get_result_vector(p, &inst->Dst[0]), get_result_flags(inst),
+ 0, negate(swizzle(tmp, ONE, ONE, X, ONE), 0, 0, 1, 0),
+ swizzle(tmp, ONE, X, ZERO, ONE), swizzle(tmp, ONE, X, Y, ONE));
break;
/* b*a + c*(1-a)
*
- * b*a + c - ca
+ * b*a + c - ca
*
- * tmp = b*a + c,
- * result = (-c)*a + tmp
+ * tmp = b*a + c,
+ * result = (-c)*a + tmp
*/
- i915_emit_arith(p, A0_MAD, tmp,
- flags & A0_DEST_CHANNEL_ALL, 0, src1, src0, src2);
+ i915_emit_arith(p, A0_MAD, tmp, flags & A0_DEST_CHANNEL_ALL, 0, src1,
+ src0, src2);
- i915_emit_arith(p, A0_MAD,
- get_result_vector(p, &inst->Dst[0]),
- flags, 0, negate(src2, 1, 1, 1, 1), src0, tmp);
+ i915_emit_arith(p, A0_MAD, get_result_vector(p, &inst->Dst[0]), flags, 0,
+ negate(src2, 1, 1, 1, 1), src0, tmp);
break;
case TGSI_OPCODE_MAD:
/* XXX: masking on intermediate values, here and elsewhere.
*/
- i915_emit_arith(p,
- A0_LOG,
- tmp, A0_DEST_CHANNEL_X, 0,
+ i915_emit_arith(p, A0_LOG, tmp, A0_DEST_CHANNEL_X, 0,
swizzle(src0, X, X, X, X), 0, 0);
i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_X, 0, tmp, src1, 0);
- i915_emit_arith(p,
- A0_EXP,
- get_result_vector(p, &inst->Dst[0]),
- flags, 0, swizzle(tmp, X, X, X, X), 0, 0);
+ i915_emit_arith(p, A0_EXP, get_result_vector(p, &inst->Dst[0]), flags, 0,
+ swizzle(tmp, X, X, X, X), 0, 0);
break;
case TGSI_OPCODE_RET:
case TGSI_OPCODE_RCP:
src0 = src_vector(p, &inst->Src[0], fs);
- i915_emit_arith(p,
- A0_RCP,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(src0, X, X, X, X), 0, 0);
+ i915_emit_arith(p, A0_RCP, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(src0, X, X, X, X), 0,
+ 0);
break;
case TGSI_OPCODE_RSQ:
src0 = src_vector(p, &inst->Src[0], fs);
- i915_emit_arith(p,
- A0_RSQ,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(src0, X, X, X, X), 0, 0);
+ i915_emit_arith(p, A0_RSQ, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(src0, X, X, X, X), 0,
+ 0);
break;
case TGSI_OPCODE_SEQ:
src1 = src_vector(p, &inst->Src[1], fs);
tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_SGE,
- tmp, A0_DEST_CHANNEL_ALL, 0,
- src0,
- src1, 0);
+ i915_emit_arith(p, A0_SGE, tmp, A0_DEST_CHANNEL_ALL, 0, src0, src1, 0);
- i915_emit_arith(p,
- A0_SGE,
- get_result_vector(p, &inst->Dst[0]),
- A0_DEST_CHANNEL_ALL, 0,
- src1,
- src0, 0);
+ i915_emit_arith(p, A0_SGE, get_result_vector(p, &inst->Dst[0]),
+ A0_DEST_CHANNEL_ALL, 0, src1, src0, 0);
- i915_emit_arith(p,
- A0_MUL,
- get_result_vector(p, &inst->Dst[0]),
+ i915_emit_arith(p, A0_MUL, get_result_vector(p, &inst->Dst[0]),
A0_DEST_CHANNEL_ALL, 0,
- get_result_vector(p, &inst->Dst[0]),
- tmp, 0);
+ get_result_vector(p, &inst->Dst[0]), tmp, 0);
break;
src0 = src_vector(p, &inst->Src[0], fs);
tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_X, 0,
- src0, i915_emit_const1f(p, 1.0f / (float) (M_PI * 2.0)), 0);
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_X, 0, src0,
+ i915_emit_const1f(p, 1.0f / (float)(M_PI * 2.0)), 0);
i915_emit_arith(p, A0_MOD, tmp, A0_DEST_CHANNEL_X, 0, tmp, 0, 0);
- /*
+ /*
* t0.xy = MUL x.xx11, x.x1111 ; x^2, x, 1, 1
* t0 = MUL t0.xyxy t0.xx11 ; x^4, x^3, x^2, x
* t1 = MUL t0.xyyw t0.yz11 ; x^7 x^5 x^3 x
* result = DP4 t1.wzyx, sin_constants
*/
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_XY, 0,
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_XY, 0,
swizzle(tmp, X, X, ONE, ONE),
swizzle(tmp, X, ONE, ONE, ONE), 0);
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_ALL, 0,
- swizzle(tmp, X, Y, X, Y),
- swizzle(tmp, X, X, ONE, ONE), 0);
-
- i915_emit_arith(p,
- A0_MUL,
- tmp, A0_DEST_CHANNEL_ALL, 0,
- swizzle(tmp, X, Y, Y, W),
- swizzle(tmp, X, Z, ONE, ONE), 0);
-
- i915_emit_arith(p,
- A0_DP4,
- get_result_vector(p, &inst->Dst[0]),
- get_result_flags(inst), 0,
- swizzle(tmp, W, Z, Y, X),
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_ALL, 0,
+ swizzle(tmp, X, Y, X, Y), swizzle(tmp, X, X, ONE, ONE),
+ 0);
+
+ i915_emit_arith(p, A0_MUL, tmp, A0_DEST_CHANNEL_ALL, 0,
+ swizzle(tmp, X, Y, Y, W), swizzle(tmp, X, Z, ONE, ONE),
+ 0);
+
+ i915_emit_arith(p, A0_DP4, get_result_vector(p, &inst->Dst[0]),
+ get_result_flags(inst), 0, swizzle(tmp, W, Z, Y, X),
i915_emit_const4fv(p, sin_constants), 0);
break;
src1 = src_vector(p, &inst->Src[1], fs);
tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_SLT,
- tmp,
- A0_DEST_CHANNEL_ALL, 0,
- src0,
- src1, 0);
+ i915_emit_arith(p, A0_SLT, tmp, A0_DEST_CHANNEL_ALL, 0, src0, src1, 0);
- i915_emit_arith(p,
- A0_SLT,
- get_result_vector(p, &inst->Dst[0]),
- A0_DEST_CHANNEL_ALL, 0,
- src1,
- src0, 0);
+ i915_emit_arith(p, A0_SLT, get_result_vector(p, &inst->Dst[0]),
+ A0_DEST_CHANNEL_ALL, 0, src1, src0, 0);
- i915_emit_arith(p,
- A0_ADD,
- get_result_vector(p, &inst->Dst[0]),
+ i915_emit_arith(p, A0_ADD, get_result_vector(p, &inst->Dst[0]),
A0_DEST_CHANNEL_ALL, 0,
- get_result_vector(p, &inst->Dst[0]),
- tmp, 0);
+ get_result_vector(p, &inst->Dst[0]), tmp, 0);
break;
case TGSI_OPCODE_SSG:
src0 = src_vector(p, &inst->Src[0], fs);
tmp = i915_get_utemp(p);
- i915_emit_arith(p,
- A0_SLT,
- tmp,
- A0_DEST_CHANNEL_ALL, 0,
- src0,
+ i915_emit_arith(p, A0_SLT, tmp, A0_DEST_CHANNEL_ALL, 0, src0,
swizzle(src0, ZERO, ZERO, ZERO, ZERO), 0);
- i915_emit_arith(p,
- A0_SLT,
- get_result_vector(p, &inst->Dst[0]),
+ i915_emit_arith(p, A0_SLT, get_result_vector(p, &inst->Dst[0]),
A0_DEST_CHANNEL_ALL, 0,
- swizzle(src0, ZERO, ZERO, ZERO, ZERO),
- src0, 0);
+ swizzle(src0, ZERO, ZERO, ZERO, ZERO), src0, 0);
- i915_emit_arith(p,
- A0_ADD,
- get_result_vector(p, &inst->Dst[0]),
- A0_DEST_CHANNEL_ALL, 0,
- get_result_vector(p, &inst->Dst[0]),
- negate(tmp, 1, 1, 1, 1), 0);
+ i915_emit_arith(
+ p, A0_ADD, get_result_vector(p, &inst->Dst[0]), A0_DEST_CHANNEL_ALL, 0,
+ get_result_vector(p, &inst->Dst[0]), negate(tmp, 1, 1, 1, 1), 0);
break;
case TGSI_OPCODE_TEX:
i915_release_utemps(p);
}
-
-static void i915_translate_token(struct i915_fp_compile *p,
- const union i915_full_token *token,
- struct i915_fragment_shader *fs)
+static void
+i915_translate_token(struct i915_fp_compile *p,
+ const union i915_full_token *token,
+ struct i915_fragment_shader *fs)
{
struct i915_fragment_shader *ifs = p->shader;
- switch( token->Token.Type ) {
+ switch (token->Token.Type) {
case TGSI_TOKEN_TYPE_PROPERTY:
/* Ignore properties where we only support one value. */
assert(token->FullProperty.Property.PropertyName ==
- TGSI_PROPERTY_FS_COORD_ORIGIN ||
+ TGSI_PROPERTY_FS_COORD_ORIGIN ||
token->FullProperty.Property.PropertyName ==
- TGSI_PROPERTY_FS_COORD_PIXEL_CENTER ||
+ TGSI_PROPERTY_FS_COORD_PIXEL_CENTER ||
token->FullProperty.Property.PropertyName ==
- TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS);
+ TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS);
break;
case TGSI_TOKEN_TYPE_DECLARATION:
- if (token->FullDeclaration.Declaration.File
- == TGSI_FILE_CONSTANT) {
+ if (token->FullDeclaration.Declaration.File == TGSI_FILE_CONSTANT) {
uint i;
for (i = token->FullDeclaration.Range.First;
- i <= MIN2(token->FullDeclaration.Range.Last, I915_MAX_CONSTANT - 1);
+ i <=
+ MIN2(token->FullDeclaration.Range.Last, I915_MAX_CONSTANT - 1);
i++) {
ifs->constant_flags[i] = I915_CONSTFLAG_USER;
ifs->num_constants = MAX2(ifs->num_constants, i + 1);
}
- }
- else if (token->FullDeclaration.Declaration.File
- == TGSI_FILE_TEMPORARY) {
+ } else if (token->FullDeclaration.Declaration.File ==
+ TGSI_FILE_TEMPORARY) {
uint i;
for (i = token->FullDeclaration.Range.First;
- i <= token->FullDeclaration.Range.Last;
- i++) {
+ i <= token->FullDeclaration.Range.Last; i++) {
if (i >= I915_MAX_TEMPORARY)
- debug_printf("Too many temps (%d)\n",i);
+ debug_printf("Too many temps (%d)\n", i);
else
/* XXX just use shader->info->file_mask[TGSI_FILE_TEMPORARY] */
p->temp_flag |= (1 << i); /* mark temp as used */
}
break;
- case TGSI_TOKEN_TYPE_IMMEDIATE:
- {
- const struct tgsi_full_immediate *imm
- = &token->FullImmediate;
- const uint pos = p->num_immediates++;
- uint j;
- assert( imm->Immediate.NrTokens <= 4 + 1 );
- for (j = 0; j < imm->Immediate.NrTokens - 1; j++) {
- p->immediates[pos][j] = imm->u[j].Float;
- }
+ case TGSI_TOKEN_TYPE_IMMEDIATE: {
+ const struct tgsi_full_immediate *imm = &token->FullImmediate;
+ const uint pos = p->num_immediates++;
+ uint j;
+ assert(imm->Immediate.NrTokens <= 4 + 1);
+ for (j = 0; j < imm->Immediate.NrTokens - 1; j++) {
+ p->immediates[pos][j] = imm->u[j].Float;
}
- break;
+ } break;
case TGSI_TOKEN_TYPE_INSTRUCTION:
if (p->first_instruction) {
/* find constant slot for this immediate */
for (j = 0; j < I915_MAX_CONSTANT; j++) {
if (ifs->constant_flags[j] == 0x0) {
- memcpy(ifs->constants[j],
- p->immediates[i],
+ memcpy(ifs->constants[j], p->immediates[i],
4 * sizeof(float));
/*printf("immediate %d maps to const %d\n", i, j);*/
- ifs->constant_flags[j] = 0xf; /* all four comps used */
+ ifs->constant_flags[j] = 0xf; /* all four comps used */
p->immediates_map[i] = j;
ifs->num_constants = MAX2(ifs->num_constants, j + 1);
break;
break;
default:
- assert( 0 );
+ assert(0);
}
-
}
/**
struct i915_fragment_shader *fs)
{
int i;
- for(i = 0; i<tokens->NumTokens; i++) {
+ for (i = 0; i < tokens->NumTokens; i++) {
i915_translate_token(p, &tokens->Tokens[i], fs);
}
}
-
static struct i915_fp_compile *
-i915_init_compile(struct i915_context *i915,
- struct i915_fragment_shader *ifs)
+i915_init_compile(struct i915_context *i915, struct i915_fragment_shader *ifs)
{
struct i915_fp_compile *p = CALLOC_STRUCT(i915_fp_compile);
int i;
p->first_instruction = TRUE;
- p->nr_tex_indirect = 1; /* correct? */
+ p->nr_tex_indirect = 1; /* correct? */
p->nr_tex_insn = 0;
p->nr_alu_insn = 0;
p->nr_decl_insn = 0;
return p;
}
-
/* Copy compile results to the fragment program struct and destroy the
* compilation context.
*/
i915_fini_compile(struct i915_context *i915, struct i915_fp_compile *p)
{
struct i915_fragment_shader *ifs = p->shader;
- unsigned long program_size = (unsigned long) (p->csr - p->program);
- unsigned long decl_size = (unsigned long) (p->decl - p->declarations);
+ unsigned long program_size = (unsigned long)(p->csr - p->program);
+ unsigned long decl_size = (unsigned long)(p->decl - p->declarations);
if (p->nr_tex_indirect > I915_MAX_TEX_INDIRECT)
debug_printf("Exceeded max nr indirect texture lookups\n");
p->NumNativeTexIndirections = 0;
i915_use_passthrough_shader(ifs);
- }
- else {
- p->NumNativeInstructions
- = p->nr_alu_insn + p->nr_tex_insn + p->nr_decl_insn;
+ } else {
+ p->NumNativeInstructions =
+ p->nr_alu_insn + p->nr_tex_insn + p->nr_decl_insn;
p->NumNativeAluInstructions = p->nr_alu_insn;
p->NumNativeTexInstructions = p->nr_tex_insn;
p->NumNativeTexIndirections = p->nr_tex_indirect;
/* patch in the program length */
p->declarations[0] |= program_size + decl_size - 2;
- /* Copy compilation results to fragment program struct:
+ /* Copy compilation results to fragment program struct:
*/
assert(!ifs->decl);
assert(!ifs->program);
- ifs->decl
- = (uint *) MALLOC(decl_size * sizeof(uint));
- ifs->program
- = (uint *) MALLOC(program_size * sizeof(uint));
+ ifs->decl = (uint *)MALLOC(decl_size * sizeof(uint));
+ ifs->program = (uint *)MALLOC(program_size * sizeof(uint));
if (ifs->decl) {
ifs->decl_len = decl_size;
- memcpy(ifs->decl,
- p->declarations,
- decl_size * sizeof(uint));
+ memcpy(ifs->decl, p->declarations, decl_size * sizeof(uint));
}
if (ifs->program) {
ifs->program_len = program_size;
- memcpy(ifs->program,
- p->program,
- program_size * sizeof(uint));
+ memcpy(ifs->program, p->program, program_size * sizeof(uint));
}
}
- /* Release the compilation struct:
+ /* Release the compilation struct:
*/
FREE(p);
}
-
-
-
-
/**
* Rather than trying to intercept and jiggle depth writes during
* emit, just move the value into its correct position at the end of
const uint depth = UREG(REG_TYPE_OD, 0);
- i915_emit_arith(p,
- A0_MOV, /* opcode */
+ i915_emit_arith(p, A0_MOV, /* opcode */
depth, /* dest reg */
A0_DEST_CHANNEL_W, /* write mask */
0, /* saturate? */
}
}
-
void
-i915_translate_fragment_program( struct i915_context *i915,
- struct i915_fragment_shader *fs)
+i915_translate_fragment_program(struct i915_context *i915,
+ struct i915_fragment_shader *fs)
{
struct i915_fp_compile *p;
const struct tgsi_token *tokens = fs->state.tokens;
- struct i915_token_list* i_tokens;
+ struct i915_token_list *i_tokens;
#if 0
tgsi_dump(tokens, 0);
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#include "draw/draw_pipe.h"
#include "util/u_math.h"
#include "util/u_memory.h"
#include "util/u_pack_color.h"
+#include "i915_batch.h"
#include "i915_context.h"
#include "i915_reg.h"
#include "i915_state.h"
-#include "i915_batch.h"
-
-
/**
* Primitive emit to hardware. No support for vertex buffers or any
struct setup_stage {
struct draw_stage stage; /**< This must be first (base class) */
- struct i915_context *i915;
+ struct i915_context *i915;
};
-
-
/**
* Basically a cast wrapper.
*/
-static inline struct setup_stage *setup_stage( struct draw_stage *stage )
+static inline struct setup_stage *
+setup_stage(struct draw_stage *stage)
{
return (struct setup_stage *)stage;
}
-
/**
* Extract the needed fields from vertex_header and emit i915 dwords.
* Recall that the vertices are constructed by the 'draw' module and
* clip pos) that we ignore here.
*/
static inline void
-emit_hw_vertex( struct i915_context *i915,
- const struct vertex_header *vertex)
+emit_hw_vertex(struct i915_context *i915, const struct vertex_header *vertex)
{
const struct vertex_info *vinfo = &i915->current.vertex_info;
uint i;
- uint count = 0; /* for debug/sanity */
+ uint count = 0; /* for debug/sanity */
assert(!i915->dirty);
const float *attrib = vertex->data[j];
switch (vinfo->attrib[i].emit) {
case EMIT_1F:
- OUT_BATCH( fui(attrib[0]) );
+ OUT_BATCH(fui(attrib[0]));
count++;
break;
case EMIT_2F:
- OUT_BATCH( fui(attrib[0]) );
- OUT_BATCH( fui(attrib[1]) );
+ OUT_BATCH(fui(attrib[0]));
+ OUT_BATCH(fui(attrib[1]));
count += 2;
break;
case EMIT_3F:
- OUT_BATCH( fui(attrib[0]) );
- OUT_BATCH( fui(attrib[1]) );
- OUT_BATCH( fui(attrib[2]) );
+ OUT_BATCH(fui(attrib[0]));
+ OUT_BATCH(fui(attrib[1]));
+ OUT_BATCH(fui(attrib[2]));
count += 3;
break;
case EMIT_4F:
- OUT_BATCH( fui(attrib[0]) );
- OUT_BATCH( fui(attrib[1]) );
- OUT_BATCH( fui(attrib[2]) );
- OUT_BATCH( fui(attrib[3]) );
+ OUT_BATCH(fui(attrib[0]));
+ OUT_BATCH(fui(attrib[1]));
+ OUT_BATCH(fui(attrib[2]));
+ OUT_BATCH(fui(attrib[3]));
count += 4;
break;
case EMIT_4UB:
- OUT_BATCH( pack_ub4(float_to_ubyte( attrib[0] ),
- float_to_ubyte( attrib[1] ),
- float_to_ubyte( attrib[2] ),
- float_to_ubyte( attrib[3] )) );
+ OUT_BATCH(
+ pack_ub4(float_to_ubyte(attrib[0]), float_to_ubyte(attrib[1]),
+ float_to_ubyte(attrib[2]), float_to_ubyte(attrib[3])));
count += 1;
break;
case EMIT_4UB_BGRA:
- OUT_BATCH( pack_ub4(float_to_ubyte( attrib[2] ),
- float_to_ubyte( attrib[1] ),
- float_to_ubyte( attrib[0] ),
- float_to_ubyte( attrib[3] )) );
+ OUT_BATCH(
+ pack_ub4(float_to_ubyte(attrib[2]), float_to_ubyte(attrib[1]),
+ float_to_ubyte(attrib[0]), float_to_ubyte(attrib[3])));
count += 1;
break;
default:
assert(count == vinfo->size);
}
-
-
-static inline void
-emit_prim( struct draw_stage *stage,
- struct prim_header *prim,
- unsigned hwprim,
- unsigned nr )
+static inline void
+emit_prim(struct draw_stage *stage, struct prim_header *prim, unsigned hwprim,
+ unsigned nr)
{
struct i915_context *i915 = setup_stage(stage)->i915;
unsigned vertex_size;
unsigned i;
if (i915->dirty)
- i915_update_derived( i915 );
+ i915_update_derived(i915);
if (i915->hardware_dirty)
- i915_emit_hardware_state( i915 );
+ i915_emit_hardware_state(i915);
/* need to do this after validation! */
vertex_size = i915->current.vertex_info.size * 4; /* in bytes */
assert(vertex_size >= 12); /* never smaller than 12 bytes */
- if (!BEGIN_BATCH( 1 + nr * vertex_size / 4)) {
+ if (!BEGIN_BATCH(1 + nr * vertex_size / 4)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
- /* Make sure state is re-emitted after a flush:
+ /* Make sure state is re-emitted after a flush:
*/
- i915_emit_hardware_state( i915 );
+ i915_emit_hardware_state(i915);
- if (!BEGIN_BATCH( 1 + nr * vertex_size / 4)) {
- assert(0);
- return;
+ if (!BEGIN_BATCH(1 + nr * vertex_size / 4)) {
+ assert(0);
+ return;
}
}
/* Emit each triangle as a single primitive. I told you this was
* simple.
*/
- OUT_BATCH(_3DPRIMITIVE |
- hwprim |
- ((4 + vertex_size * nr)/4 - 2));
+ OUT_BATCH(_3DPRIMITIVE | hwprim | ((4 + vertex_size * nr) / 4 - 2));
for (i = 0; i < nr; i++)
emit_hw_vertex(i915, prim->v[i]);
}
-
-static void
-setup_tri( struct draw_stage *stage, struct prim_header *prim )
+static void
+setup_tri(struct draw_stage *stage, struct prim_header *prim)
{
- emit_prim( stage, prim, PRIM3D_TRILIST, 3 );
+ emit_prim(stage, prim, PRIM3D_TRILIST, 3);
}
-
static void
setup_line(struct draw_stage *stage, struct prim_header *prim)
{
- emit_prim( stage, prim, PRIM3D_LINELIST, 2 );
+ emit_prim(stage, prim, PRIM3D_LINELIST, 2);
}
-
static void
setup_point(struct draw_stage *stage, struct prim_header *prim)
{
- emit_prim( stage, prim, PRIM3D_POINTLIST, 1 );
+ emit_prim(stage, prim, PRIM3D_POINTLIST, 1);
}
-
-static void setup_flush( struct draw_stage *stage, unsigned flags )
+static void
+setup_flush(struct draw_stage *stage, unsigned flags)
{
}
-static void reset_stipple_counter( struct draw_stage *stage )
+static void
+reset_stipple_counter(struct draw_stage *stage)
{
}
-static void render_destroy( struct draw_stage *stage )
+static void
+render_destroy(struct draw_stage *stage)
{
- FREE( stage );
+ FREE(stage);
}
-
/**
* Create a new primitive setup/render stage. This gets plugged into
* the 'draw' module's pipeline.
*/
-struct draw_stage *i915_draw_render_stage( struct i915_context *i915 )
+struct draw_stage *
+i915_draw_render_stage(struct i915_context *i915)
{
struct setup_stage *setup = CALLOC_STRUCT(setup_stage);
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/**
* lists by hooking into the end of the primitive pipeline and
* manipulating the vertex_id field in the vertex headers.
*
- * XXX: work in progress
- *
+ * XXX: work in progress
+ *
* \author José Fonseca <jfonseca@vmware.com>
* \author Keith Whitwell <keithw@vmware.com>
*/
-
#include "draw/draw_context.h"
#include "draw/draw_vbuf.h"
#include "util/u_debug.h"
+#include "util/u_fifo.h"
#include "util/u_inlines.h"
#include "util/u_math.h"
#include "util/u_memory.h"
-#include "util/u_fifo.h"
+#include "i915_batch.h"
#include "i915_context.h"
#include "i915_reg.h"
-#include "i915_batch.h"
#include "i915_state.h"
-
#define VBUF_MAP_BUFFER
/**
/* Stuff for the vbo */
struct i915_winsys_buffer *vbo;
- size_t vbo_size; /**< current size of allocated buffer */
+ size_t vbo_size; /**< current size of allocated buffer */
size_t vbo_alloc_size; /**< minimum buffer size to allocate */
- size_t vbo_hw_offset; /**< offset that we program the hardware with */
- size_t vbo_sw_offset; /**< offset that we work with */
- size_t vbo_index; /**< index offset to be added to all indices */
+ size_t vbo_hw_offset; /**< offset that we program the hardware with */
+ size_t vbo_sw_offset; /**< offset that we work with */
+ size_t vbo_index; /**< index offset to be added to all indices */
void *vbo_ptr;
size_t vbo_max_used;
size_t vbo_max_index; /**< index offset to be added to all indices */
#endif
};
-
/**
* Basically a cast wrapper.
*/
}
#endif
- i915_render->vbo = iws->buffer_create(iws, i915_render->vbo_size,
- I915_NEW_VERTEX);
+ i915_render->vbo =
+ iws->buffer_create(iws, i915_render->vbo_size, I915_NEW_VERTEX);
i915_render->vbo_ptr = iws->buffer_map(iws, i915_render->vbo, TRUE);
}
*/
static boolean
i915_vbuf_render_allocate_vertices(struct vbuf_render *render,
- ushort vertex_size,
- ushort nr_vertices)
+ ushort vertex_size, ushort nr_vertices)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
size_t size = (size_t)vertex_size * (size_t)nr_vertices;
}
static void
-i915_vbuf_render_unmap_vertices(struct vbuf_render *render,
- ushort min_index,
+i915_vbuf_render_unmap_vertices(struct vbuf_render *render, ushort min_index,
ushort max_index)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
struct i915_winsys *iws = i915->iws;
i915_render->vbo_max_index = max_index;
- i915_render->vbo_max_used = MAX2(i915_render->vbo_max_used, i915_render->vertex_size * (max_index + 1));
+ i915_render->vbo_max_used = MAX2(i915_render->vbo_max_used,
+ i915_render->vertex_size * (max_index + 1));
#ifdef VBUF_MAP_BUFFER
(void)iws;
#else
i915_render->map_used_start = i915_render->vertex_size * min_index;
i915_render->map_used_end = i915_render->vertex_size * (max_index + 1);
- iws->buffer_write(iws, i915_render->vbo,
- i915_render->map_used_start + i915_render->vbo_sw_offset,
- i915_render->map_used_end - i915_render->map_used_start,
- (unsigned char *)i915_render->vbo_ptr + i915_render->map_used_start);
+ iws->buffer_write(
+ iws, i915_render->vbo,
+ i915_render->map_used_start + i915_render->vbo_sw_offset,
+ i915_render->map_used_end - i915_render->map_used_start,
+ (unsigned char *)i915_render->vbo_ptr + i915_render->map_used_start);
#endif
}
* On failure update hw_offset and index.
*/
static void
-i915_vbuf_ensure_index_bounds(struct vbuf_render *render,
- unsigned max_index)
+i915_vbuf_ensure_index_bounds(struct vbuf_render *render, unsigned max_index)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
}
static void
-i915_vbuf_render_set_primitive(struct vbuf_render *render,
+i915_vbuf_render_set_primitive(struct vbuf_render *render,
enum pipe_prim_type prim)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
i915_render->prim = prim;
- switch(prim) {
+ switch (prim) {
case PIPE_PRIM_POINTS:
i915_render->hwprim = PRIM3D_POINTLIST;
i915_render->fallback = 0;
* Used for fallbacks in draw_arrays
*/
static void
-draw_arrays_generate_indices(struct vbuf_render *render,
- unsigned start, uint nr,
- unsigned type)
+draw_arrays_generate_indices(struct vbuf_render *render, unsigned start,
+ uint nr, unsigned type)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
struct i915_context *i915 = i915_render->i915;
unsigned end = start + nr + i915_render->vbo_index;
start += i915_render->vbo_index;
- switch(type) {
+ switch (type) {
case 0:
- for (i = start; i+1 < end; i += 2)
- OUT_BATCH((i+0) | (i+1) << 16);
+ for (i = start; i + 1 < end; i += 2)
+ OUT_BATCH((i + 0) | (i + 1) << 16);
if (i < end)
OUT_BATCH(i);
break;
case PIPE_PRIM_LINE_LOOP:
if (nr >= 2) {
for (i = start + 1; i < end; i++)
- OUT_BATCH((i-1) | (i+0) << 16);
- OUT_BATCH((i-1) | ( start) << 16);
+ OUT_BATCH((i - 1) | (i + 0) << 16);
+ OUT_BATCH((i - 1) | (start) << 16);
}
break;
case PIPE_PRIM_QUADS:
for (i = start; i + 3 < end; i += 4) {
- OUT_BATCH((i+0) | (i+1) << 16);
- OUT_BATCH((i+3) | (i+1) << 16);
- OUT_BATCH((i+2) | (i+3) << 16);
+ OUT_BATCH((i + 0) | (i + 1) << 16);
+ OUT_BATCH((i + 3) | (i + 1) << 16);
+ OUT_BATCH((i + 2) | (i + 3) << 16);
}
break;
case PIPE_PRIM_QUAD_STRIP:
for (i = start; i + 3 < end; i += 2) {
- OUT_BATCH((i+0) | (i+1) << 16);
- OUT_BATCH((i+3) | (i+2) << 16);
- OUT_BATCH((i+0) | (i+3) << 16);
+ OUT_BATCH((i + 0) | (i + 1) << 16);
+ OUT_BATCH((i + 3) | (i + 2) << 16);
+ OUT_BATCH((i + 0) | (i + 3) << 16);
}
break;
default:
}
static void
-draw_arrays_fallback(struct vbuf_render *render,
- unsigned start,
- uint nr)
+draw_arrays_fallback(struct vbuf_render *render, unsigned start, uint nr)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
struct i915_context *i915 = i915_render->i915;
if (i915->hardware_dirty)
i915_emit_hardware_state(i915);
- if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) {
+ if (!BEGIN_BATCH(1 + (nr_indices + 1) / 2)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
/* Make sure state is re-emitted after a flush:
i915_emit_hardware_state(i915);
i915->vbo_flushed = 1;
- if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) {
+ if (!BEGIN_BATCH(1 + (nr_indices + 1) / 2)) {
assert(0);
goto out;
}
}
- OUT_BATCH(_3DPRIMITIVE |
- PRIM_INDIRECT |
- i915_render->hwprim |
- PRIM_INDIRECT_ELTS |
- nr_indices);
+ OUT_BATCH(_3DPRIMITIVE | PRIM_INDIRECT | i915_render->hwprim |
+ PRIM_INDIRECT_ELTS | nr_indices);
draw_arrays_generate_indices(render, start, nr, i915_render->fallback);
}
static void
-i915_vbuf_render_draw_arrays(struct vbuf_render *render,
- unsigned start,
+i915_vbuf_render_draw_arrays(struct vbuf_render *render, unsigned start,
uint nr)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
}
}
- OUT_BATCH(_3DPRIMITIVE |
- PRIM_INDIRECT |
- PRIM_INDIRECT_SEQUENTIAL |
- i915_render->hwprim |
- nr);
+ OUT_BATCH(_3DPRIMITIVE | PRIM_INDIRECT | PRIM_INDIRECT_SEQUENTIAL |
+ i915_render->hwprim | nr);
OUT_BATCH(start); /* Beginning vertex index */
out:
* If type is zero normal operation assumed.
*/
static void
-draw_generate_indices(struct vbuf_render *render,
- const ushort *indices,
- uint nr_indices,
- unsigned type)
+draw_generate_indices(struct vbuf_render *render, const ushort *indices,
+ uint nr_indices, unsigned type)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
struct i915_context *i915 = i915_render->i915;
unsigned i;
unsigned o = i915_render->vbo_index;
- switch(type) {
+ switch (type) {
case 0:
for (i = 0; i + 1 < nr_indices; i += 2) {
- OUT_BATCH((o+indices[i]) | (o+indices[i+1]) << 16);
+ OUT_BATCH((o + indices[i]) | (o + indices[i + 1]) << 16);
}
if (i < nr_indices) {
- OUT_BATCH((o+indices[i]));
+ OUT_BATCH((o + indices[i]));
}
break;
case PIPE_PRIM_LINE_LOOP:
if (nr_indices >= 2) {
for (i = 1; i < nr_indices; i++)
- OUT_BATCH((o+indices[i-1]) | (o+indices[i]) << 16);
- OUT_BATCH((o+indices[i-1]) | (o+indices[0]) << 16);
+ OUT_BATCH((o + indices[i - 1]) | (o + indices[i]) << 16);
+ OUT_BATCH((o + indices[i - 1]) | (o + indices[0]) << 16);
}
break;
case PIPE_PRIM_QUADS:
for (i = 0; i + 3 < nr_indices; i += 4) {
- OUT_BATCH((o+indices[i+0]) | (o+indices[i+1]) << 16);
- OUT_BATCH((o+indices[i+3]) | (o+indices[i+1]) << 16);
- OUT_BATCH((o+indices[i+2]) | (o+indices[i+3]) << 16);
+ OUT_BATCH((o + indices[i + 0]) | (o + indices[i + 1]) << 16);
+ OUT_BATCH((o + indices[i + 3]) | (o + indices[i + 1]) << 16);
+ OUT_BATCH((o + indices[i + 2]) | (o + indices[i + 3]) << 16);
}
break;
case PIPE_PRIM_QUAD_STRIP:
for (i = 0; i + 3 < nr_indices; i += 2) {
- OUT_BATCH((o+indices[i+0]) | (o+indices[i+1]) << 16);
- OUT_BATCH((o+indices[i+3]) | (o+indices[i+2]) << 16);
- OUT_BATCH((o+indices[i+0]) | (o+indices[i+3]) << 16);
+ OUT_BATCH((o + indices[i + 0]) | (o + indices[i + 1]) << 16);
+ OUT_BATCH((o + indices[i + 3]) | (o + indices[i + 2]) << 16);
+ OUT_BATCH((o + indices[i + 0]) | (o + indices[i + 3]) << 16);
}
break;
default:
}
}
-static void
+static void
i915_vbuf_render_draw_elements(struct vbuf_render *render,
- const ushort *indices,
- uint nr_indices)
+ const ushort *indices, uint nr_indices)
{
struct i915_vbuf_render *i915_render = i915_vbuf_render(render);
struct i915_context *i915 = i915_render->i915;
if (i915->hardware_dirty)
i915_emit_hardware_state(i915);
- if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) {
+ if (!BEGIN_BATCH(1 + (nr_indices + 1) / 2)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
- /* Make sure state is re-emitted after a flush:
+ /* Make sure state is re-emitted after a flush:
*/
i915_emit_hardware_state(i915);
i915->vbo_flushed = 1;
- if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) {
+ if (!BEGIN_BATCH(1 + (nr_indices + 1) / 2)) {
assert(0);
goto out;
}
}
- OUT_BATCH(_3DPRIMITIVE |
- PRIM_INDIRECT |
- i915_render->hwprim |
- PRIM_INDIRECT_ELTS |
- nr_indices);
- draw_generate_indices(render,
- indices,
- save_nr_indices,
+ OUT_BATCH(_3DPRIMITIVE | PRIM_INDIRECT | i915_render->hwprim |
+ PRIM_INDIRECT_ELTS | nr_indices);
+ draw_generate_indices(render, indices, save_nr_indices,
i915_render->fallback);
out:
i915_render->i915 = i915;
- i915_render->base.max_vertex_buffer_bytes = 4*4096;
+ i915_render->base.max_vertex_buffer_bytes = 4 * 4096;
- /* NOTE: it must be such that state and vertices indices fit in a single
- * batch buffer. 4096 is one batch buffer and 430 is the max amount of
+ /* NOTE: it must be such that state and vertices indices fit in a single
+ * batch buffer. 4096 is one batch buffer and 430 is the max amount of
* state in dwords. The result is the number of 16-bit indices which can
* fit in a single batch buffer.
*/
/**
* Create a new primitive vbuf/render stage.
*/
-struct draw_stage *i915_draw_vbuf_stage(struct i915_context *i915)
+struct draw_stage *
+i915_draw_vbuf_stage(struct i915_context *i915)
{
struct vbuf_render *render;
struct draw_stage *stage;
-
+
render = i915_vbuf_render_create(i915);
if (!render)
return NULL;
-
+
stage = draw_vbuf_stage(i915->draw, render);
if (!stage) {
render->destroy(render);
/**
* Create i915 pipe_screen.
*/
-struct pipe_screen * i915_screen_create(struct i915_winsys *iws);
+struct pipe_screen *i915_screen_create(struct i915_winsys *iws);
#endif
/**************************************************************************
- *
+ *
* Copyright 2011 The Chromium OS authors.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Fake occlusion queries which return 0, it's better than crashing */
#include "i915_context.h"
#include "i915_query.h"
-struct i915_query
-{
+struct i915_query {
unsigned query;
};
-static struct pipe_query *i915_create_query(struct pipe_context *ctx,
- unsigned query_type,
- unsigned index)
+static struct pipe_query *
+i915_create_query(struct pipe_context *ctx, unsigned query_type, unsigned index)
{
- struct i915_query *query = CALLOC_STRUCT( i915_query );
+ struct i915_query *query = CALLOC_STRUCT(i915_query);
return (struct pipe_query *)query;
}
-static void i915_destroy_query(struct pipe_context *ctx,
- struct pipe_query *query)
+static void
+i915_destroy_query(struct pipe_context *ctx, struct pipe_query *query)
{
FREE(query);
}
-static bool i915_begin_query(struct pipe_context *ctx,
- struct pipe_query *query)
+static bool
+i915_begin_query(struct pipe_context *ctx, struct pipe_query *query)
{
return true;
}
-static bool i915_end_query(struct pipe_context *ctx, struct pipe_query *query)
+static bool
+i915_end_query(struct pipe_context *ctx, struct pipe_query *query)
{
return true;
}
-static bool i915_get_query_result(struct pipe_context *ctx,
- struct pipe_query *query,
- bool wait,
- union pipe_query_result *vresult)
+static bool
+i915_get_query_result(struct pipe_context *ctx, struct pipe_query *query,
+ bool wait, union pipe_query_result *vresult)
{
- uint64_t *result = (uint64_t*)vresult;
+ uint64_t *result = (uint64_t *)vresult;
/* 2* viewport Max */
- *result = 512*1024*1024;
+ *result = 512 * 1024 * 1024;
return true;
}
i915->base.get_query_result = i915_get_query_result;
i915->base.set_active_query_state = i915_set_active_query_state;
}
-
/**************************************************************************
- *
+ *
* Copyright 2011 The Chromium OS authors.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_QUERY_H
struct i915_context;
struct pipe_context;
-void i915_init_query_functions( struct i915_context *i915 );
+void i915_init_query_functions(struct i915_context *i915);
#endif /* I915_QUERY_H */
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#ifndef I915_REG_H
#define I915_REG_H
-
-#define I915_SET_FIELD( var, mask, value ) (var &= ~(mask), var |= value)
-
-#define CMD_3D (0x3<<29)
-
-#define PRIM3D_INLINE (CMD_3D | (0x1f<<24))
-#define PRIM3D_TRILIST (0x0<<18)
-#define PRIM3D_TRISTRIP (0x1<<18)
-#define PRIM3D_TRISTRIP_RVRSE (0x2<<18)
-#define PRIM3D_TRIFAN (0x3<<18)
-#define PRIM3D_POLY (0x4<<18)
-#define PRIM3D_LINELIST (0x5<<18)
-#define PRIM3D_LINESTRIP (0x6<<18)
-#define PRIM3D_RECTLIST (0x7<<18)
-#define PRIM3D_POINTLIST (0x8<<18)
-#define PRIM3D_DIB (0x9<<18)
-#define PRIM3D_CLEAR_RECT (0xa<<18)
-#define PRIM3D_ZONE_INIT (0xd<<18)
-#define PRIM3D_MASK (0x1f<<18)
+#define I915_SET_FIELD(var, mask, value) (var &= ~(mask), var |= value)
+
+#define CMD_3D (0x3 << 29)
+
+#define PRIM3D_INLINE (CMD_3D | (0x1f << 24))
+#define PRIM3D_TRILIST (0x0 << 18)
+#define PRIM3D_TRISTRIP (0x1 << 18)
+#define PRIM3D_TRISTRIP_RVRSE (0x2 << 18)
+#define PRIM3D_TRIFAN (0x3 << 18)
+#define PRIM3D_POLY (0x4 << 18)
+#define PRIM3D_LINELIST (0x5 << 18)
+#define PRIM3D_LINESTRIP (0x6 << 18)
+#define PRIM3D_RECTLIST (0x7 << 18)
+#define PRIM3D_POINTLIST (0x8 << 18)
+#define PRIM3D_DIB (0x9 << 18)
+#define PRIM3D_CLEAR_RECT (0xa << 18)
+#define PRIM3D_ZONE_INIT (0xd << 18)
+#define PRIM3D_MASK (0x1f << 18)
/* p137 */
-#define _3DSTATE_AA_CMD (CMD_3D | (0x06<<24))
-#define AA_LINE_ECAAR_WIDTH_ENABLE (1<<16)
-#define AA_LINE_ECAAR_WIDTH_0_5 0
-#define AA_LINE_ECAAR_WIDTH_1_0 (1<<14)
-#define AA_LINE_ECAAR_WIDTH_2_0 (2<<14)
-#define AA_LINE_ECAAR_WIDTH_4_0 (3<<14)
-#define AA_LINE_REGION_WIDTH_ENABLE (1<<8)
-#define AA_LINE_REGION_WIDTH_0_5 0
-#define AA_LINE_REGION_WIDTH_1_0 (1<<6)
-#define AA_LINE_REGION_WIDTH_2_0 (2<<6)
-#define AA_LINE_REGION_WIDTH_4_0 (3<<6)
+#define _3DSTATE_AA_CMD (CMD_3D | (0x06 << 24))
+#define AA_LINE_ECAAR_WIDTH_ENABLE (1 << 16)
+#define AA_LINE_ECAAR_WIDTH_0_5 0
+#define AA_LINE_ECAAR_WIDTH_1_0 (1 << 14)
+#define AA_LINE_ECAAR_WIDTH_2_0 (2 << 14)
+#define AA_LINE_ECAAR_WIDTH_4_0 (3 << 14)
+#define AA_LINE_REGION_WIDTH_ENABLE (1 << 8)
+#define AA_LINE_REGION_WIDTH_0_5 0
+#define AA_LINE_REGION_WIDTH_1_0 (1 << 6)
+#define AA_LINE_REGION_WIDTH_2_0 (2 << 6)
+#define AA_LINE_REGION_WIDTH_4_0 (3 << 6)
/* 3DSTATE_BACKFACE_STENCIL_OPS, p138*/
-#define _3DSTATE_BACKFACE_STENCIL_OPS (CMD_3D | (0x8<<24))
-#define BFO_ENABLE_STENCIL_REF (1<<23)
-#define BFO_STENCIL_REF_SHIFT 15
-#define BFO_STENCIL_REF_MASK (0xff<<15)
-#define BFO_ENABLE_STENCIL_FUNCS (1<<14)
-#define BFO_STENCIL_TEST_SHIFT 11
-#define BFO_STENCIL_TEST_MASK (0x7<<11)
-#define BFO_STENCIL_FAIL_SHIFT 8
-#define BFO_STENCIL_FAIL_MASK (0x7<<8)
-#define BFO_STENCIL_PASS_Z_FAIL_SHIFT 5
-#define BFO_STENCIL_PASS_Z_FAIL_MASK (0x7<<5)
-#define BFO_STENCIL_PASS_Z_PASS_SHIFT 2
-#define BFO_STENCIL_PASS_Z_PASS_MASK (0x7<<2)
-#define BFO_ENABLE_STENCIL_TWO_SIDE (1<<1)
-#define BFO_STENCIL_TWO_SIDE (1<<0)
-
+#define _3DSTATE_BACKFACE_STENCIL_OPS (CMD_3D | (0x8 << 24))
+#define BFO_ENABLE_STENCIL_REF (1 << 23)
+#define BFO_STENCIL_REF_SHIFT 15
+#define BFO_STENCIL_REF_MASK (0xff << 15)
+#define BFO_ENABLE_STENCIL_FUNCS (1 << 14)
+#define BFO_STENCIL_TEST_SHIFT 11
+#define BFO_STENCIL_TEST_MASK (0x7 << 11)
+#define BFO_STENCIL_FAIL_SHIFT 8
+#define BFO_STENCIL_FAIL_MASK (0x7 << 8)
+#define BFO_STENCIL_PASS_Z_FAIL_SHIFT 5
+#define BFO_STENCIL_PASS_Z_FAIL_MASK (0x7 << 5)
+#define BFO_STENCIL_PASS_Z_PASS_SHIFT 2
+#define BFO_STENCIL_PASS_Z_PASS_MASK (0x7 << 2)
+#define BFO_ENABLE_STENCIL_TWO_SIDE (1 << 1)
+#define BFO_STENCIL_TWO_SIDE (1 << 0)
/* 3DSTATE_BACKFACE_STENCIL_MASKS, p140 */
-#define _3DSTATE_BACKFACE_STENCIL_MASKS (CMD_3D | (0x9<<24))
-#define BFM_ENABLE_STENCIL_TEST_MASK (1<<17)
-#define BFM_ENABLE_STENCIL_WRITE_MASK (1<<16)
-#define BFM_STENCIL_TEST_MASK_SHIFT 8
-#define BFM_STENCIL_TEST_MASK_MASK (0xff<<8)
-#define BFM_STENCIL_WRITE_MASK_SHIFT 0
-#define BFM_STENCIL_WRITE_MASK_MASK (0xff<<0)
-
-
+#define _3DSTATE_BACKFACE_STENCIL_MASKS (CMD_3D | (0x9 << 24))
+#define BFM_ENABLE_STENCIL_TEST_MASK (1 << 17)
+#define BFM_ENABLE_STENCIL_WRITE_MASK (1 << 16)
+#define BFM_STENCIL_TEST_MASK_SHIFT 8
+#define BFM_STENCIL_TEST_MASK_MASK (0xff << 8)
+#define BFM_STENCIL_WRITE_MASK_SHIFT 0
+#define BFM_STENCIL_WRITE_MASK_MASK (0xff << 0)
/* 3DSTATE_BIN_CONTROL p141 */
/* p143 */
-#define _3DSTATE_BUF_INFO_CMD (CMD_3D | (0x1d<<24) | (0x8e<<16) | 1)
+#define _3DSTATE_BUF_INFO_CMD (CMD_3D | (0x1d << 24) | (0x8e << 16) | 1)
/* Dword 1 */
-#define BUF_3D_ID_COLOR_BACK (0x3<<24)
-#define BUF_3D_ID_DEPTH (0x7<<24)
-#define BUF_3D_USE_FENCE (1<<23)
-#define BUF_3D_TILED_SURFACE (1<<22)
-#define BUF_3D_TILE_WALK_X 0
-#define BUF_3D_TILE_WALK_Y (1<<21)
-#define BUF_3D_PITCH(x) (((x)/4)<<2)
+#define BUF_3D_ID_COLOR_BACK (0x3 << 24)
+#define BUF_3D_ID_DEPTH (0x7 << 24)
+#define BUF_3D_USE_FENCE (1 << 23)
+#define BUF_3D_TILED_SURFACE (1 << 22)
+#define BUF_3D_TILE_WALK_X 0
+#define BUF_3D_TILE_WALK_Y (1 << 21)
+#define BUF_3D_PITCH(x) (((x) / 4) << 2)
/* Dword 2 */
-#define BUF_3D_ADDR(x) ((x) & ~0x3)
-
+#define BUF_3D_ADDR(x) ((x) & ~0x3)
/* 3DSTATE_CHROMA_KEY */
/* 3DSTATE_CLEAR_PARAMETERS, p150 */
-#define _3DSTATE_CLEAR_PARAMETERS (CMD_3D | (0x1d<<24) | (0x9c<<16) | 5)
+#define _3DSTATE_CLEAR_PARAMETERS (CMD_3D | (0x1d << 24) | (0x9c << 16) | 5)
/* Dword 1 */
-#define CLEARPARAM_CLEAR_RECT (1 << 16)
-#define CLEARPARAM_ZONE_INIT (0 << 16)
-#define CLEARPARAM_WRITE_COLOR (1 << 2)
-#define CLEARPARAM_WRITE_DEPTH (1 << 1)
-#define CLEARPARAM_WRITE_STENCIL (1 << 0)
+#define CLEARPARAM_CLEAR_RECT (1 << 16)
+#define CLEARPARAM_ZONE_INIT (0 << 16)
+#define CLEARPARAM_WRITE_COLOR (1 << 2)
+#define CLEARPARAM_WRITE_DEPTH (1 << 1)
+#define CLEARPARAM_WRITE_STENCIL (1 << 0)
/* 3DSTATE_CONSTANT_BLEND_COLOR, p153 */
-#define _3DSTATE_CONST_BLEND_COLOR_CMD (CMD_3D | (0x1d<<24) | (0x88<<16))
-
-
+#define _3DSTATE_CONST_BLEND_COLOR_CMD (CMD_3D | (0x1d << 24) | (0x88 << 16))
/* 3DSTATE_COORD_SET_BINDINGS, p154 */
-#define _3DSTATE_COORD_SET_BINDINGS (CMD_3D | (0x16<<24))
-#define CSB_TCB(iunit, eunit) ((eunit)<<(iunit*3))
+#define _3DSTATE_COORD_SET_BINDINGS (CMD_3D | (0x16 << 24))
+#define CSB_TCB(iunit, eunit) ((eunit) << (iunit * 3))
/* p156 */
-#define _3DSTATE_DFLT_DIFFUSE_CMD (CMD_3D | (0x1d<<24) | (0x99<<16))
+#define _3DSTATE_DFLT_DIFFUSE_CMD (CMD_3D | (0x1d << 24) | (0x99 << 16))
/* p157 */
-#define _3DSTATE_DFLT_SPEC_CMD (CMD_3D | (0x1d<<24) | (0x9a<<16))
+#define _3DSTATE_DFLT_SPEC_CMD (CMD_3D | (0x1d << 24) | (0x9a << 16))
/* p158 */
-#define _3DSTATE_DFLT_Z_CMD (CMD_3D | (0x1d<<24) | (0x98<<16))
-
+#define _3DSTATE_DFLT_Z_CMD (CMD_3D | (0x1d << 24) | (0x98 << 16))
/* 3DSTATE_DEPTH_OFFSET_SCALE, p159 */
-#define _3DSTATE_DEPTH_OFFSET_SCALE (CMD_3D | (0x1d<<24) | (0x97<<16))
+#define _3DSTATE_DEPTH_OFFSET_SCALE (CMD_3D | (0x1d << 24) | (0x97 << 16))
/* scale in dword 1 */
-
/* 3DSTATE_DEPTH_SUBRECT_DISABLE, p160 */
-#define _3DSTATE_DEPTH_SUBRECT_DISABLE (CMD_3D | (0x1c<<24) | (0x11<<19) | 0x2)
+#define _3DSTATE_DEPTH_SUBRECT_DISABLE \
+ (CMD_3D | (0x1c << 24) | (0x11 << 19) | 0x2)
/* p161 */
-#define _3DSTATE_DST_BUF_VARS_CMD (CMD_3D | (0x1d<<24) | (0x85<<16))
+#define _3DSTATE_DST_BUF_VARS_CMD (CMD_3D | (0x1d << 24) | (0x85 << 16))
/* Dword 1 */
-#define CLASSIC_EARLY_DEPTH (1<<31)
-#define TEX_DEFAULT_COLOR_OGL (0<<30)
-#define TEX_DEFAULT_COLOR_D3D (1<<30)
-#define ZR_EARLY_DEPTH (1<<29)
-#define LOD_PRECLAMP_OGL (1<<28)
-#define LOD_PRECLAMP_D3D (0<<28)
-#define DITHER_FULL_ALWAYS (0<<26)
-#define DITHER_FULL_ON_FB_BLEND (1<<26)
-#define DITHER_CLAMPED_ALWAYS (2<<26)
-#define LINEAR_GAMMA_BLEND_32BPP (1<<25)
-#define DEBUG_DISABLE_ENH_DITHER (1<<24)
-#define DSTORG_HORT_BIAS(x) ((x)<<20)
-#define DSTORG_VERT_BIAS(x) ((x)<<16)
-#define COLOR_4_2_2_CHNL_WRT_ALL 0
-#define COLOR_4_2_2_CHNL_WRT_Y (1<<12)
-#define COLOR_4_2_2_CHNL_WRT_CR (2<<12)
-#define COLOR_4_2_2_CHNL_WRT_CB (3<<12)
-#define COLOR_4_2_2_CHNL_WRT_CRCB (4<<12)
-#define COLOR_BUF_8BIT 0
-#define COLOR_BUF_RGB555 (1<<8)
-#define COLOR_BUF_RGB565 (2<<8)
-#define COLOR_BUF_ARGB8888 (3<<8)
-#define COLOR_BUF_YCRCB_SWAP (4<<8)
-#define COLOR_BUF_YCRCB_NORMAL (5<<8)
-#define COLOR_BUF_YCRCB_SWAPUV (6<<8)
-#define COLOR_BUF_YCRCB_SWAPUVY (7<<8)
-#define COLOR_BUF_ARGB4444 (8<<8)
-#define COLOR_BUF_ARGB1555 (9<<8)
-#define COLOR_BUF_ARGB2101010 (10<<8)
-#define DEPTH_FRMT_16_FIXED 0
-#define DEPTH_FRMT_16_FLOAT (1<<2)
-#define DEPTH_FRMT_24_FIXED_8_OTHER (2<<2)
-#define VERT_LINE_STRIDE_1 (1<<1)
-#define VERT_LINE_STRIDE_0 (0<<1)
-#define VERT_LINE_STRIDE_OFS_1 1
-#define VERT_LINE_STRIDE_OFS_0 0
+#define CLASSIC_EARLY_DEPTH (1 << 31)
+#define TEX_DEFAULT_COLOR_OGL (0 << 30)
+#define TEX_DEFAULT_COLOR_D3D (1 << 30)
+#define ZR_EARLY_DEPTH (1 << 29)
+#define LOD_PRECLAMP_OGL (1 << 28)
+#define LOD_PRECLAMP_D3D (0 << 28)
+#define DITHER_FULL_ALWAYS (0 << 26)
+#define DITHER_FULL_ON_FB_BLEND (1 << 26)
+#define DITHER_CLAMPED_ALWAYS (2 << 26)
+#define LINEAR_GAMMA_BLEND_32BPP (1 << 25)
+#define DEBUG_DISABLE_ENH_DITHER (1 << 24)
+#define DSTORG_HORT_BIAS(x) ((x) << 20)
+#define DSTORG_VERT_BIAS(x) ((x) << 16)
+#define COLOR_4_2_2_CHNL_WRT_ALL 0
+#define COLOR_4_2_2_CHNL_WRT_Y (1 << 12)
+#define COLOR_4_2_2_CHNL_WRT_CR (2 << 12)
+#define COLOR_4_2_2_CHNL_WRT_CB (3 << 12)
+#define COLOR_4_2_2_CHNL_WRT_CRCB (4 << 12)
+#define COLOR_BUF_8BIT 0
+#define COLOR_BUF_RGB555 (1 << 8)
+#define COLOR_BUF_RGB565 (2 << 8)
+#define COLOR_BUF_ARGB8888 (3 << 8)
+#define COLOR_BUF_YCRCB_SWAP (4 << 8)
+#define COLOR_BUF_YCRCB_NORMAL (5 << 8)
+#define COLOR_BUF_YCRCB_SWAPUV (6 << 8)
+#define COLOR_BUF_YCRCB_SWAPUVY (7 << 8)
+#define COLOR_BUF_ARGB4444 (8 << 8)
+#define COLOR_BUF_ARGB1555 (9 << 8)
+#define COLOR_BUF_ARGB2101010 (10 << 8)
+#define DEPTH_FRMT_16_FIXED 0
+#define DEPTH_FRMT_16_FLOAT (1 << 2)
+#define DEPTH_FRMT_24_FIXED_8_OTHER (2 << 2)
+#define VERT_LINE_STRIDE_1 (1 << 1)
+#define VERT_LINE_STRIDE_0 (0 << 1)
+#define VERT_LINE_STRIDE_OFS_1 1
+#define VERT_LINE_STRIDE_OFS_0 0
/* p166 */
-#define _3DSTATE_DRAW_RECT_CMD (CMD_3D|(0x1d<<24)|(0x80<<16)|3)
+#define _3DSTATE_DRAW_RECT_CMD (CMD_3D | (0x1d << 24) | (0x80 << 16) | 3)
/* Dword 1 */
-#define DRAW_RECT_DIS_DEPTH_OFS (1<<30)
-#define DRAW_DITHER_OFS_X(x) ((x)<<26)
-#define DRAW_DITHER_OFS_Y(x) ((x)<<24)
+#define DRAW_RECT_DIS_DEPTH_OFS (1 << 30)
+#define DRAW_DITHER_OFS_X(x) ((x) << 26)
+#define DRAW_DITHER_OFS_Y(x) ((x) << 24)
/* Dword 2 */
-#define DRAW_YMIN(x) ((x)<<16)
-#define DRAW_XMIN(x) (x)
+#define DRAW_YMIN(x) ((x) << 16)
+#define DRAW_XMIN(x) (x)
/* Dword 3 */
-#define DRAW_YMAX(x) ((x)<<16)
-#define DRAW_XMAX(x) (x)
+#define DRAW_YMAX(x) ((x) << 16)
+#define DRAW_XMAX(x) (x)
/* Dword 4 */
-#define DRAW_YORG(x) ((x)<<16)
-#define DRAW_XORG(x) (x)
-
+#define DRAW_YORG(x) ((x) << 16)
+#define DRAW_XORG(x) (x)
/* 3DSTATE_FILTER_COEFFICIENTS_4X4, p170 */
/* 3DSTATE_FILTER_COEFFICIENTS_6X5, p172 */
-
/* _3DSTATE_FOG_COLOR, p173 */
-#define _3DSTATE_FOG_COLOR_CMD (CMD_3D|(0x15<<24))
-#define FOG_COLOR_RED(x) ((x)<<16)
-#define FOG_COLOR_GREEN(x) ((x)<<8)
-#define FOG_COLOR_BLUE(x) (x)
+#define _3DSTATE_FOG_COLOR_CMD (CMD_3D | (0x15 << 24))
+#define FOG_COLOR_RED(x) ((x) << 16)
+#define FOG_COLOR_GREEN(x) ((x) << 8)
+#define FOG_COLOR_BLUE(x) (x)
/* _3DSTATE_FOG_MODE, p174 */
-#define _3DSTATE_FOG_MODE_CMD (CMD_3D|(0x1d<<24)|(0x89<<16)|2)
+#define _3DSTATE_FOG_MODE_CMD (CMD_3D | (0x1d << 24) | (0x89 << 16) | 2)
/* Dword 1 */
-#define FMC1_FOGFUNC_MODIFY_ENABLE (1<<31)
-#define FMC1_FOGFUNC_VERTEX (0<<28)
-#define FMC1_FOGFUNC_PIXEL_EXP (1<<28)
-#define FMC1_FOGFUNC_PIXEL_EXP2 (2<<28)
-#define FMC1_FOGFUNC_PIXEL_LINEAR (3<<28)
-#define FMC1_FOGFUNC_MASK (3<<28)
-#define FMC1_FOGINDEX_MODIFY_ENABLE (1<<27)
-#define FMC1_FOGINDEX_Z (0<<25)
-#define FMC1_FOGINDEX_W (1<<25)
-#define FMC1_C1_C2_MODIFY_ENABLE (1<<24)
-#define FMC1_DENSITY_MODIFY_ENABLE (1<<23)
-#define FMC1_C1_ONE (1<<13)
-#define FMC1_C1_MASK (0xffff<<4)
+#define FMC1_FOGFUNC_MODIFY_ENABLE (1 << 31)
+#define FMC1_FOGFUNC_VERTEX (0 << 28)
+#define FMC1_FOGFUNC_PIXEL_EXP (1 << 28)
+#define FMC1_FOGFUNC_PIXEL_EXP2 (2 << 28)
+#define FMC1_FOGFUNC_PIXEL_LINEAR (3 << 28)
+#define FMC1_FOGFUNC_MASK (3 << 28)
+#define FMC1_FOGINDEX_MODIFY_ENABLE (1 << 27)
+#define FMC1_FOGINDEX_Z (0 << 25)
+#define FMC1_FOGINDEX_W (1 << 25)
+#define FMC1_C1_C2_MODIFY_ENABLE (1 << 24)
+#define FMC1_DENSITY_MODIFY_ENABLE (1 << 23)
+#define FMC1_C1_ONE (1 << 13)
+#define FMC1_C1_MASK (0xffff << 4)
/* Dword 2 */
-#define FMC2_C2_ONE (1<<16)
+#define FMC2_C2_ONE (1 << 16)
/* Dword 3 */
-#define FMC3_D_ONE (1<<16)
-
-
+#define FMC3_D_ONE (1 << 16)
/* _3DSTATE_INDEPENDENT_ALPHA_BLEND, p177 */
-#define _3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD (CMD_3D|(0x0b<<24))
-#define IAB_MODIFY_ENABLE (1<<23)
-#define IAB_ENABLE (1<<22)
-#define IAB_MODIFY_FUNC (1<<21)
-#define IAB_FUNC_SHIFT 16
-#define IAB_MODIFY_SRC_FACTOR (1<<11)
-#define IAB_SRC_FACTOR_SHIFT 6
-#define IAB_SRC_FACTOR_MASK (BLENDFACT_MASK<<6)
-#define IAB_MODIFY_DST_FACTOR (1<<5)
-#define IAB_DST_FACTOR_SHIFT 0
-#define IAB_DST_FACTOR_MASK (BLENDFACT_MASK<<0)
-
-
-#define BLENDFUNC_ADD 0x0
-#define BLENDFUNC_SUBTRACT 0x1
-#define BLENDFUNC_REVERSE_SUBTRACT 0x2
-#define BLENDFUNC_MIN 0x3
-#define BLENDFUNC_MAX 0x4
-#define BLENDFUNC_MASK 0x7
+#define _3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD (CMD_3D | (0x0b << 24))
+#define IAB_MODIFY_ENABLE (1 << 23)
+#define IAB_ENABLE (1 << 22)
+#define IAB_MODIFY_FUNC (1 << 21)
+#define IAB_FUNC_SHIFT 16
+#define IAB_MODIFY_SRC_FACTOR (1 << 11)
+#define IAB_SRC_FACTOR_SHIFT 6
+#define IAB_SRC_FACTOR_MASK (BLENDFACT_MASK << 6)
+#define IAB_MODIFY_DST_FACTOR (1 << 5)
+#define IAB_DST_FACTOR_SHIFT 0
+#define IAB_DST_FACTOR_MASK (BLENDFACT_MASK << 0)
+
+#define BLENDFUNC_ADD 0x0
+#define BLENDFUNC_SUBTRACT 0x1
+#define BLENDFUNC_REVERSE_SUBTRACT 0x2
+#define BLENDFUNC_MIN 0x3
+#define BLENDFUNC_MAX 0x4
+#define BLENDFUNC_MASK 0x7
/* 3DSTATE_LOAD_INDIRECT, p180 */
-#define _3DSTATE_LOAD_INDIRECT (CMD_3D|(0x1d<<24)|(0x7<<16))
-#define LI0_STATE_STATIC_INDIRECT (0x01<<8)
-#define LI0_STATE_DYNAMIC_INDIRECT (0x02<<8)
-#define LI0_STATE_SAMPLER (0x04<<8)
-#define LI0_STATE_MAP (0x08<<8)
-#define LI0_STATE_PROGRAM (0x10<<8)
-#define LI0_STATE_CONSTANTS (0x20<<8)
-
-#define SIS0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define SIS0_FORCE_LOAD (1<<1)
-#define SIS0_BUFFER_VALID (1<<0)
-#define SIS1_BUFFER_LENGTH(x) ((x)&0xff)
-
-#define DIS0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define DIS0_BUFFER_RESET (1<<1)
-#define DIS0_BUFFER_VALID (1<<0)
-
-#define SSB0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define SSB0_FORCE_LOAD (1<<1)
-#define SSB0_BUFFER_VALID (1<<0)
-#define SSB1_BUFFER_LENGTH(x) ((x)&0xff)
-
-#define MSB0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define MSB0_FORCE_LOAD (1<<1)
-#define MSB0_BUFFER_VALID (1<<0)
-#define MSB1_BUFFER_LENGTH(x) ((x)&0xff)
-
-#define PSP0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define PSP0_FORCE_LOAD (1<<1)
-#define PSP0_BUFFER_VALID (1<<0)
-#define PSP1_BUFFER_LENGTH(x) ((x)&0xff)
-
-#define PSC0_BUFFER_ADDRESS(x) ((x)&~0x3)
-#define PSC0_FORCE_LOAD (1<<1)
-#define PSC0_BUFFER_VALID (1<<0)
-#define PSC1_BUFFER_LENGTH(x) ((x)&0xff)
-
-
-
-
+#define _3DSTATE_LOAD_INDIRECT (CMD_3D | (0x1d << 24) | (0x7 << 16))
+#define LI0_STATE_STATIC_INDIRECT (0x01 << 8)
+#define LI0_STATE_DYNAMIC_INDIRECT (0x02 << 8)
+#define LI0_STATE_SAMPLER (0x04 << 8)
+#define LI0_STATE_MAP (0x08 << 8)
+#define LI0_STATE_PROGRAM (0x10 << 8)
+#define LI0_STATE_CONSTANTS (0x20 << 8)
+
+#define SIS0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define SIS0_FORCE_LOAD (1 << 1)
+#define SIS0_BUFFER_VALID (1 << 0)
+#define SIS1_BUFFER_LENGTH(x) ((x)&0xff)
+
+#define DIS0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define DIS0_BUFFER_RESET (1 << 1)
+#define DIS0_BUFFER_VALID (1 << 0)
+
+#define SSB0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define SSB0_FORCE_LOAD (1 << 1)
+#define SSB0_BUFFER_VALID (1 << 0)
+#define SSB1_BUFFER_LENGTH(x) ((x)&0xff)
+
+#define MSB0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define MSB0_FORCE_LOAD (1 << 1)
+#define MSB0_BUFFER_VALID (1 << 0)
+#define MSB1_BUFFER_LENGTH(x) ((x)&0xff)
+
+#define PSP0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define PSP0_FORCE_LOAD (1 << 1)
+#define PSP0_BUFFER_VALID (1 << 0)
+#define PSP1_BUFFER_LENGTH(x) ((x)&0xff)
+
+#define PSC0_BUFFER_ADDRESS(x) ((x) & ~0x3)
+#define PSC0_FORCE_LOAD (1 << 1)
+#define PSC0_BUFFER_VALID (1 << 0)
+#define PSC1_BUFFER_LENGTH(x) ((x)&0xff)
/* _3DSTATE_RASTERIZATION_RULES */
-#define _3DSTATE_RASTER_RULES_CMD (CMD_3D|(0x07<<24))
-#define ENABLE_POINT_RASTER_RULE (1<<15)
-#define OGL_POINT_RASTER_RULE (1<<13)
-#define ENABLE_TEXKILL_3D_4D (1<<10)
-#define TEXKILL_3D (0<<9)
-#define TEXKILL_4D (1<<9)
-#define ENABLE_LINE_STRIP_PROVOKE_VRTX (1<<8)
-#define ENABLE_TRI_FAN_PROVOKE_VRTX (1<<5)
-#define LINE_STRIP_PROVOKE_VRTX(x) ((x)<<6)
-#define TRI_FAN_PROVOKE_VRTX(x) ((x)<<3)
+#define _3DSTATE_RASTER_RULES_CMD (CMD_3D | (0x07 << 24))
+#define ENABLE_POINT_RASTER_RULE (1 << 15)
+#define OGL_POINT_RASTER_RULE (1 << 13)
+#define ENABLE_TEXKILL_3D_4D (1 << 10)
+#define TEXKILL_3D (0 << 9)
+#define TEXKILL_4D (1 << 9)
+#define ENABLE_LINE_STRIP_PROVOKE_VRTX (1 << 8)
+#define ENABLE_TRI_FAN_PROVOKE_VRTX (1 << 5)
+#define LINE_STRIP_PROVOKE_VRTX(x) ((x) << 6)
+#define TRI_FAN_PROVOKE_VRTX(x) ((x) << 3)
/* _3DSTATE_SCISSOR_ENABLE, p256 */
-#define _3DSTATE_SCISSOR_ENABLE_CMD (CMD_3D|(0x1c<<24)|(0x10<<19))
-#define ENABLE_SCISSOR_RECT ((1<<1) | 1)
-#define DISABLE_SCISSOR_RECT (1<<1)
+#define _3DSTATE_SCISSOR_ENABLE_CMD (CMD_3D | (0x1c << 24) | (0x10 << 19))
+#define ENABLE_SCISSOR_RECT ((1 << 1) | 1)
+#define DISABLE_SCISSOR_RECT (1 << 1)
/* _3DSTATE_SCISSOR_RECTANGLE_0, p257 */
-#define _3DSTATE_SCISSOR_RECT_0_CMD (CMD_3D|(0x1d<<24)|(0x81<<16)|1)
+#define _3DSTATE_SCISSOR_RECT_0_CMD (CMD_3D | (0x1d << 24) | (0x81 << 16) | 1)
/* Dword 1 */
-#define SCISSOR_RECT_0_YMIN(x) ((x)<<16)
-#define SCISSOR_RECT_0_XMIN(x) (x)
+#define SCISSOR_RECT_0_YMIN(x) ((x) << 16)
+#define SCISSOR_RECT_0_XMIN(x) (x)
/* Dword 2 */
-#define SCISSOR_RECT_0_YMAX(x) ((x)<<16)
-#define SCISSOR_RECT_0_XMAX(x) (x)
+#define SCISSOR_RECT_0_YMAX(x) ((x) << 16)
+#define SCISSOR_RECT_0_XMAX(x) (x)
/* p189 */
-#define _3DSTATE_LOAD_STATE_IMMEDIATE_1 ((0x3<<29)|(0x1d<<24)|(0x04<<16))
-#define I1_LOAD_S(n) (1<<(4+n))
-
-#define S0_VB_OFFSET_MASK 0xffffffc
-#define S0_AUTO_CACHE_INV_DISABLE (1<<0)
-
-#define S1_VERTEX_WIDTH_SHIFT 24
-#define S1_VERTEX_WIDTH_MASK (0x3f<<24)
-#define S1_VERTEX_PITCH_SHIFT 16
-#define S1_VERTEX_PITCH_MASK (0x3f<<16)
-
-#define TEXCOORDFMT_2D 0x0
-#define TEXCOORDFMT_3D 0x1
-#define TEXCOORDFMT_4D 0x2
-#define TEXCOORDFMT_1D 0x3
-#define TEXCOORDFMT_2D_16 0x4
-#define TEXCOORDFMT_4D_16 0x5
-#define TEXCOORDFMT_NOT_PRESENT 0xf
-#define S2_TEXCOORD_FMT0_MASK 0xf
-#define S2_TEXCOORD_FMT1_SHIFT 4
-#define S2_TEXCOORD_FMT(unit, type) ((type)<<(unit*4))
-#define S2_TEXCOORD_NONE (~0)
+#define _3DSTATE_LOAD_STATE_IMMEDIATE_1 \
+ ((0x3 << 29) | (0x1d << 24) | (0x04 << 16))
+#define I1_LOAD_S(n) (1 << (4 + n))
+
+#define S0_VB_OFFSET_MASK 0xffffffc
+#define S0_AUTO_CACHE_INV_DISABLE (1 << 0)
+
+#define S1_VERTEX_WIDTH_SHIFT 24
+#define S1_VERTEX_WIDTH_MASK (0x3f << 24)
+#define S1_VERTEX_PITCH_SHIFT 16
+#define S1_VERTEX_PITCH_MASK (0x3f << 16)
+
+#define TEXCOORDFMT_2D 0x0
+#define TEXCOORDFMT_3D 0x1
+#define TEXCOORDFMT_4D 0x2
+#define TEXCOORDFMT_1D 0x3
+#define TEXCOORDFMT_2D_16 0x4
+#define TEXCOORDFMT_4D_16 0x5
+#define TEXCOORDFMT_NOT_PRESENT 0xf
+#define S2_TEXCOORD_FMT0_MASK 0xf
+#define S2_TEXCOORD_FMT1_SHIFT 4
+#define S2_TEXCOORD_FMT(unit, type) ((type) << (unit * 4))
+#define S2_TEXCOORD_NONE (~0)
/* S3 not interesting */
-#define S4_POINT_WIDTH_SHIFT 23
-#define S4_POINT_WIDTH_MASK (0x1ff<<23)
-#define S4_LINE_WIDTH_SHIFT 19
-#define S4_LINE_WIDTH_ONE (0x2<<19)
-#define S4_LINE_WIDTH_MASK (0xf<<19)
-#define S4_FLATSHADE_ALPHA (1<<18)
-#define S4_FLATSHADE_FOG (1<<17)
-#define S4_FLATSHADE_SPECULAR (1<<16)
-#define S4_FLATSHADE_COLOR (1<<15)
-#define S4_CULLMODE_BOTH (0<<13)
-#define S4_CULLMODE_NONE (1<<13)
-#define S4_CULLMODE_CW (2<<13)
-#define S4_CULLMODE_CCW (3<<13)
-#define S4_CULLMODE_MASK (3<<13)
-#define S4_VFMT_POINT_WIDTH (1<<12)
-#define S4_VFMT_SPEC_FOG (1<<11)
-#define S4_VFMT_COLOR (1<<10)
-#define S4_VFMT_DEPTH_OFFSET (1<<9)
-#define S4_VFMT_XYZ (1<<6)
-#define S4_VFMT_XYZW (2<<6)
-#define S4_VFMT_XY (3<<6)
-#define S4_VFMT_XYW (4<<6)
-#define S4_VFMT_XYZW_MASK (7<<6)
-#define S4_FORCE_DEFAULT_DIFFUSE (1<<5)
-#define S4_FORCE_DEFAULT_SPECULAR (1<<4)
-#define S4_LOCAL_DEPTH_OFFSET_ENABLE (1<<3)
-#define S4_VFMT_FOG_PARAM (1<<2)
-#define S4_SPRITE_POINT_ENABLE (1<<1)
-#define S4_LINE_ANTIALIAS_ENABLE (1<<0)
-
-#define S4_VFMT_MASK (S4_VFMT_POINT_WIDTH | \
- S4_VFMT_SPEC_FOG | \
- S4_VFMT_COLOR | \
- S4_VFMT_DEPTH_OFFSET | \
- S4_VFMT_XYZW_MASK | \
- S4_VFMT_FOG_PARAM)
-
-
-#define S5_WRITEDISABLE_ALPHA (1<<31)
-#define S5_WRITEDISABLE_RED (1<<30)
-#define S5_WRITEDISABLE_GREEN (1<<29)
-#define S5_WRITEDISABLE_BLUE (1<<28)
-#define S5_WRITEDISABLE_MASK (0xf<<28)
-#define S5_FORCE_DEFAULT_POINT_SIZE (1<<27)
-#define S5_LAST_PIXEL_ENABLE (1<<26)
-#define S5_GLOBAL_DEPTH_OFFSET_ENABLE (1<<25)
-#define S5_FOG_ENABLE (1<<24)
-#define S5_STENCIL_REF_SHIFT 16
-#define S5_STENCIL_REF_MASK (0xff<<16)
-#define S5_STENCIL_TEST_FUNC_SHIFT 13
-#define S5_STENCIL_TEST_FUNC_MASK (0x7<<13)
-#define S5_STENCIL_FAIL_SHIFT 10
-#define S5_STENCIL_FAIL_MASK (0x7<<10)
-#define S5_STENCIL_PASS_Z_FAIL_SHIFT 7
-#define S5_STENCIL_PASS_Z_FAIL_MASK (0x7<<7)
-#define S5_STENCIL_PASS_Z_PASS_SHIFT 4
-#define S5_STENCIL_PASS_Z_PASS_MASK (0x7<<4)
-#define S5_STENCIL_WRITE_ENABLE (1<<3)
-#define S5_STENCIL_TEST_ENABLE (1<<2)
-#define S5_COLOR_DITHER_ENABLE (1<<1)
-#define S5_LOGICOP_ENABLE (1<<0)
-
-
-#define S6_ALPHA_TEST_ENABLE (1<<31)
-#define S6_ALPHA_TEST_FUNC_SHIFT 28
-#define S6_ALPHA_TEST_FUNC_MASK (0x7<<28)
-#define S6_ALPHA_REF_SHIFT 20
-#define S6_ALPHA_REF_MASK (0xff<<20)
-#define S6_DEPTH_TEST_ENABLE (1<<19)
-#define S6_DEPTH_TEST_FUNC_SHIFT 16
-#define S6_DEPTH_TEST_FUNC_MASK (0x7<<16)
-#define S6_CBUF_BLEND_ENABLE (1<<15)
-#define S6_CBUF_BLEND_FUNC_SHIFT 12
-#define S6_CBUF_BLEND_FUNC_MASK (0x7<<12)
-#define S6_CBUF_SRC_BLEND_FACT_SHIFT 8
-#define S6_CBUF_SRC_BLEND_FACT_MASK (0xf<<8)
-#define S6_CBUF_DST_BLEND_FACT_SHIFT 4
-#define S6_CBUF_DST_BLEND_FACT_MASK (0xf<<4)
-#define S6_DEPTH_WRITE_ENABLE (1<<3)
-#define S6_COLOR_WRITE_ENABLE (1<<2)
-#define S6_TRISTRIP_PV_SHIFT 0
-#define S6_TRISTRIP_PV_MASK (0x3<<0)
-
-#define S7_DEPTH_OFFSET_CONST_MASK ~0
-
-
-
-#define DST_BLND_FACT(f) ((f)<<S6_CBUF_DST_BLEND_FACT_SHIFT)
-#define SRC_BLND_FACT(f) ((f)<<S6_CBUF_SRC_BLEND_FACT_SHIFT)
-#define DST_ABLND_FACT(f) ((f)<<IAB_DST_FACTOR_SHIFT)
-#define SRC_ABLND_FACT(f) ((f)<<IAB_SRC_FACTOR_SHIFT)
-
-
-
+#define S4_POINT_WIDTH_SHIFT 23
+#define S4_POINT_WIDTH_MASK (0x1ff << 23)
+#define S4_LINE_WIDTH_SHIFT 19
+#define S4_LINE_WIDTH_ONE (0x2 << 19)
+#define S4_LINE_WIDTH_MASK (0xf << 19)
+#define S4_FLATSHADE_ALPHA (1 << 18)
+#define S4_FLATSHADE_FOG (1 << 17)
+#define S4_FLATSHADE_SPECULAR (1 << 16)
+#define S4_FLATSHADE_COLOR (1 << 15)
+#define S4_CULLMODE_BOTH (0 << 13)
+#define S4_CULLMODE_NONE (1 << 13)
+#define S4_CULLMODE_CW (2 << 13)
+#define S4_CULLMODE_CCW (3 << 13)
+#define S4_CULLMODE_MASK (3 << 13)
+#define S4_VFMT_POINT_WIDTH (1 << 12)
+#define S4_VFMT_SPEC_FOG (1 << 11)
+#define S4_VFMT_COLOR (1 << 10)
+#define S4_VFMT_DEPTH_OFFSET (1 << 9)
+#define S4_VFMT_XYZ (1 << 6)
+#define S4_VFMT_XYZW (2 << 6)
+#define S4_VFMT_XY (3 << 6)
+#define S4_VFMT_XYW (4 << 6)
+#define S4_VFMT_XYZW_MASK (7 << 6)
+#define S4_FORCE_DEFAULT_DIFFUSE (1 << 5)
+#define S4_FORCE_DEFAULT_SPECULAR (1 << 4)
+#define S4_LOCAL_DEPTH_OFFSET_ENABLE (1 << 3)
+#define S4_VFMT_FOG_PARAM (1 << 2)
+#define S4_SPRITE_POINT_ENABLE (1 << 1)
+#define S4_LINE_ANTIALIAS_ENABLE (1 << 0)
+
+#define S4_VFMT_MASK \
+ (S4_VFMT_POINT_WIDTH | S4_VFMT_SPEC_FOG | S4_VFMT_COLOR | \
+ S4_VFMT_DEPTH_OFFSET | S4_VFMT_XYZW_MASK | S4_VFMT_FOG_PARAM)
+
+#define S5_WRITEDISABLE_ALPHA (1 << 31)
+#define S5_WRITEDISABLE_RED (1 << 30)
+#define S5_WRITEDISABLE_GREEN (1 << 29)
+#define S5_WRITEDISABLE_BLUE (1 << 28)
+#define S5_WRITEDISABLE_MASK (0xf << 28)
+#define S5_FORCE_DEFAULT_POINT_SIZE (1 << 27)
+#define S5_LAST_PIXEL_ENABLE (1 << 26)
+#define S5_GLOBAL_DEPTH_OFFSET_ENABLE (1 << 25)
+#define S5_FOG_ENABLE (1 << 24)
+#define S5_STENCIL_REF_SHIFT 16
+#define S5_STENCIL_REF_MASK (0xff << 16)
+#define S5_STENCIL_TEST_FUNC_SHIFT 13
+#define S5_STENCIL_TEST_FUNC_MASK (0x7 << 13)
+#define S5_STENCIL_FAIL_SHIFT 10
+#define S5_STENCIL_FAIL_MASK (0x7 << 10)
+#define S5_STENCIL_PASS_Z_FAIL_SHIFT 7
+#define S5_STENCIL_PASS_Z_FAIL_MASK (0x7 << 7)
+#define S5_STENCIL_PASS_Z_PASS_SHIFT 4
+#define S5_STENCIL_PASS_Z_PASS_MASK (0x7 << 4)
+#define S5_STENCIL_WRITE_ENABLE (1 << 3)
+#define S5_STENCIL_TEST_ENABLE (1 << 2)
+#define S5_COLOR_DITHER_ENABLE (1 << 1)
+#define S5_LOGICOP_ENABLE (1 << 0)
+
+#define S6_ALPHA_TEST_ENABLE (1 << 31)
+#define S6_ALPHA_TEST_FUNC_SHIFT 28
+#define S6_ALPHA_TEST_FUNC_MASK (0x7 << 28)
+#define S6_ALPHA_REF_SHIFT 20
+#define S6_ALPHA_REF_MASK (0xff << 20)
+#define S6_DEPTH_TEST_ENABLE (1 << 19)
+#define S6_DEPTH_TEST_FUNC_SHIFT 16
+#define S6_DEPTH_TEST_FUNC_MASK (0x7 << 16)
+#define S6_CBUF_BLEND_ENABLE (1 << 15)
+#define S6_CBUF_BLEND_FUNC_SHIFT 12
+#define S6_CBUF_BLEND_FUNC_MASK (0x7 << 12)
+#define S6_CBUF_SRC_BLEND_FACT_SHIFT 8
+#define S6_CBUF_SRC_BLEND_FACT_MASK (0xf << 8)
+#define S6_CBUF_DST_BLEND_FACT_SHIFT 4
+#define S6_CBUF_DST_BLEND_FACT_MASK (0xf << 4)
+#define S6_DEPTH_WRITE_ENABLE (1 << 3)
+#define S6_COLOR_WRITE_ENABLE (1 << 2)
+#define S6_TRISTRIP_PV_SHIFT 0
+#define S6_TRISTRIP_PV_MASK (0x3 << 0)
+
+#define S7_DEPTH_OFFSET_CONST_MASK ~0
+
+#define DST_BLND_FACT(f) ((f) << S6_CBUF_DST_BLEND_FACT_SHIFT)
+#define SRC_BLND_FACT(f) ((f) << S6_CBUF_SRC_BLEND_FACT_SHIFT)
+#define DST_ABLND_FACT(f) ((f) << IAB_DST_FACTOR_SHIFT)
+#define SRC_ABLND_FACT(f) ((f) << IAB_SRC_FACTOR_SHIFT)
/* 3DSTATE_MAP_DEINTERLACER_PARAMETERS */
/* 3DSTATE_MAP_PALETTE_LOAD_32, p206 */
-#define _3DSTATE_MAP_PALETTE_LOAD_32 (CMD_3D|(0x1d<<24)|(0x8f<<16))
+#define _3DSTATE_MAP_PALETTE_LOAD_32 (CMD_3D | (0x1d << 24) | (0x8f << 16))
/* subsequent dwords up to length (max 16) are ARGB8888 color values */
/* _3DSTATE_MODES_4, p218 */
-#define _3DSTATE_MODES_4_CMD (CMD_3D|(0x0d<<24))
-#define ENABLE_LOGIC_OP_FUNC (1<<23)
-#define LOGIC_OP_FUNC(x) ((x)<<18)
-#define LOGICOP_MASK (0xf<<18)
-#define MODE4_ENABLE_STENCIL_TEST_MASK ((1<<17)|(0xff00))
-#define ENABLE_STENCIL_TEST_MASK (1<<17)
-#define STENCIL_TEST_MASK(x) (((x)&0xff)<<8)
-#define MODE4_ENABLE_STENCIL_WRITE_MASK ((1<<16)|(0x00ff))
-#define ENABLE_STENCIL_WRITE_MASK (1<<16)
-#define STENCIL_WRITE_MASK(x) ((x)&0xff)
+#define _3DSTATE_MODES_4_CMD (CMD_3D | (0x0d << 24))
+#define ENABLE_LOGIC_OP_FUNC (1 << 23)
+#define LOGIC_OP_FUNC(x) ((x) << 18)
+#define LOGICOP_MASK (0xf << 18)
+#define MODE4_ENABLE_STENCIL_TEST_MASK ((1 << 17) | (0xff00))
+#define ENABLE_STENCIL_TEST_MASK (1 << 17)
+#define STENCIL_TEST_MASK(x) (((x)&0xff) << 8)
+#define MODE4_ENABLE_STENCIL_WRITE_MASK ((1 << 16) | (0x00ff))
+#define ENABLE_STENCIL_WRITE_MASK (1 << 16)
+#define STENCIL_WRITE_MASK(x) ((x)&0xff)
/* _3DSTATE_MODES_5, p220 */
-#define _3DSTATE_MODES_5_CMD (CMD_3D|(0x0c<<24))
-#define PIPELINE_FLUSH_RENDER_CACHE (1<<18)
-#define PIPELINE_FLUSH_TEXTURE_CACHE (1<<16)
-
+#define _3DSTATE_MODES_5_CMD (CMD_3D | (0x0c << 24))
+#define PIPELINE_FLUSH_RENDER_CACHE (1 << 18)
+#define PIPELINE_FLUSH_TEXTURE_CACHE (1 << 16)
/* p221 */
-#define _3DSTATE_PIXEL_SHADER_CONSTANTS (CMD_3D|(0x1d<<24)|(0x6<<16))
-#define PS1_REG(n) (1<<(n))
+#define _3DSTATE_PIXEL_SHADER_CONSTANTS (CMD_3D | (0x1d << 24) | (0x6 << 16))
+#define PS1_REG(n) (1 << (n))
#define PS2_CONST_X(n) (n)
#define PS3_CONST_Y(n) (n)
#define PS4_CONST_Z(n) (n)
/* p222 */
-
#define I915_MAX_TEX_INDIRECT 4
#define I915_MAX_TEX_INSN 32
#define I915_MAX_ALU_INSN 64
#define I915_MAX_DECL_INSN 27
#define I915_MAX_TEMPORARY 16
-
/* Each instruction is 3 dwords long, though most don't require all
* this space. Maximum of 123 instructions. Smaller maxes per insn
* type.
*/
-#define _3DSTATE_PIXEL_SHADER_PROGRAM (CMD_3D|(0x1d<<24)|(0x5<<16))
-
-#define REG_TYPE_R 0 /* temporary regs, no need to
- * dcl, must be written before
- * read -- Preserved between
- * phases.
- */
-#define REG_TYPE_T 1 /* Interpolated values, must be
- * dcl'ed before use.
- *
- * 0..7: texture coord,
- * 8: diffuse spec,
- * 9: specular color,
- * 10: fog parameter in w.
- */
-#define REG_TYPE_CONST 2 /* Restriction: only one const
- * can be referenced per
- * instruction, though it may be
- * selected for multiple inputs.
- * Constants not initialized
- * default to zero.
- */
-#define REG_TYPE_S 3 /* sampler */
-#define REG_TYPE_OC 4 /* output color (rgba) */
-#define REG_TYPE_OD 5 /* output depth (w), xyz are
- * temporaries. If not written,
- * interpolated depth is used?
- */
-#define REG_TYPE_U 6 /* unpreserved temporaries */
-#define REG_TYPE_MASK 0x7
-#define REG_NR_MASK 0xf
-
+#define _3DSTATE_PIXEL_SHADER_PROGRAM (CMD_3D | (0x1d << 24) | (0x5 << 16))
+
+#define REG_TYPE_R \
+ 0 /* temporary regs, no need to \
+ * dcl, must be written before \
+ * read -- Preserved between \
+ * phases. \
+ */
+#define REG_TYPE_T \
+ 1 /* Interpolated values, must be \
+ * dcl'ed before use. \
+ * \
+ * 0..7: texture coord, \
+ * 8: diffuse spec, \
+ * 9: specular color, \
+ * 10: fog parameter in w. \
+ */
+#define REG_TYPE_CONST \
+ 2 /* Restriction: only one const \
+ * can be referenced per \
+ * instruction, though it may be \
+ * selected for multiple inputs. \
+ * Constants not initialized \
+ * default to zero. \
+ */
+#define REG_TYPE_S 3 /* sampler */
+#define REG_TYPE_OC 4 /* output color (rgba) */
+#define REG_TYPE_OD \
+ 5 /* output depth (w), xyz are \
+ * temporaries. If not written, \
+ * interpolated depth is used? \
+ */
+#define REG_TYPE_U 6 /* unpreserved temporaries */
+#define REG_TYPE_MASK 0x7
+#define REG_NR_MASK 0xf
/* REG_TYPE_T:
*/
#define T_TEX7 7
#define T_DIFFUSE 8
#define T_SPECULAR 9
-#define T_FOG_W 10 /* interpolated fog is in W coord */
+#define T_FOG_W 10 /* interpolated fog is in W coord */
/* Arithmetic instructions */
/* .replicate_swizzle == selection and replication of a particular
- * scalar channel, ie., .xxxx, .yyyy, .zzzz or .wwww
+ * scalar channel, ie., .xxxx, .yyyy, .zzzz or .wwww
*/
-#define A0_NOP (0x0<<24) /* no operation */
-#define A0_ADD (0x1<<24) /* dst = src0 + src1 */
-#define A0_MOV (0x2<<24) /* dst = src0 */
-#define A0_MUL (0x3<<24) /* dst = src0 * src1 */
-#define A0_MAD (0x4<<24) /* dst = src0 * src1 + src2 */
-#define A0_DP2ADD (0x5<<24) /* dst.xyzw = src0.xy dot src1.xy + src2.replicate_swizzle */
-#define A0_DP3 (0x6<<24) /* dst.xyzw = src0.xyz dot src1.xyz */
-#define A0_DP4 (0x7<<24) /* dst.xyzw = src0.xyzw dot src1.xyzw */
-#define A0_FRC (0x8<<24) /* dst = src0 - floor(src0) */
-#define A0_RCP (0x9<<24) /* dst.xyzw = 1/(src0.replicate_swizzle) */
-#define A0_RSQ (0xa<<24) /* dst.xyzw = 1/(sqrt(abs(src0.replicate_swizzle))) */
-#define A0_EXP (0xb<<24) /* dst.xyzw = exp2(src0.replicate_swizzle) */
-#define A0_LOG (0xc<<24) /* dst.xyzw = log2(abs(src0.replicate_swizzle)) */
-#define A0_CMP (0xd<<24) /* dst = (src0 >= 0.0) ? src1 : src2 */
-#define A0_MIN (0xe<<24) /* dst = (src0 < src1) ? src0 : src1 */
-#define A0_MAX (0xf<<24) /* dst = (src0 >= src1) ? src0 : src1 */
-#define A0_FLR (0x10<<24) /* dst = floor(src0) */
-#define A0_MOD (0x11<<24) /* dst = src0 fmod 1.0 */
-#define A0_TRC (0x12<<24) /* dst = int(src0) */
-#define A0_SGE (0x13<<24) /* dst = src0 >= src1 ? 1.0 : 0.0 */
-#define A0_SLT (0x14<<24) /* dst = src0 < src1 ? 1.0 : 0.0 */
-#define A0_DEST_SATURATE (1<<22)
-#define A0_DEST_TYPE_SHIFT 19
+#define A0_NOP (0x0 << 24) /* no operation */
+#define A0_ADD (0x1 << 24) /* dst = src0 + src1 */
+#define A0_MOV (0x2 << 24) /* dst = src0 */
+#define A0_MUL (0x3 << 24) /* dst = src0 * src1 */
+#define A0_MAD (0x4 << 24) /* dst = src0 * src1 + src2 */
+#define A0_DP2ADD \
+ (0x5 << 24) /* dst.xyzw = src0.xy dot src1.xy + src2.replicate_swizzle */
+#define A0_DP3 (0x6 << 24) /* dst.xyzw = src0.xyz dot src1.xyz */
+#define A0_DP4 (0x7 << 24) /* dst.xyzw = src0.xyzw dot src1.xyzw */
+#define A0_FRC (0x8 << 24) /* dst = src0 - floor(src0) */
+#define A0_RCP (0x9 << 24) /* dst.xyzw = 1/(src0.replicate_swizzle) */
+#define A0_RSQ \
+ (0xa << 24) /* dst.xyzw = 1/(sqrt(abs(src0.replicate_swizzle))) */
+#define A0_EXP (0xb << 24) /* dst.xyzw = exp2(src0.replicate_swizzle) */
+#define A0_LOG (0xc << 24) /* dst.xyzw = log2(abs(src0.replicate_swizzle)) */
+#define A0_CMP (0xd << 24) /* dst = (src0 >= 0.0) ? src1 : src2 */
+#define A0_MIN (0xe << 24) /* dst = (src0 < src1) ? src0 : src1 */
+#define A0_MAX (0xf << 24) /* dst = (src0 >= src1) ? src0 : src1 */
+#define A0_FLR (0x10 << 24) /* dst = floor(src0) */
+#define A0_MOD (0x11 << 24) /* dst = src0 fmod 1.0 */
+#define A0_TRC (0x12 << 24) /* dst = int(src0) */
+#define A0_SGE (0x13 << 24) /* dst = src0 >= src1 ? 1.0 : 0.0 */
+#define A0_SLT (0x14 << 24) /* dst = src0 < src1 ? 1.0 : 0.0 */
+#define A0_DEST_SATURATE (1 << 22)
+#define A0_DEST_TYPE_SHIFT 19
/* Allow: R, OC, OD, U */
-#define A0_DEST_NR_SHIFT 14
+#define A0_DEST_NR_SHIFT 14
/* Allow R: 0..15, OC,OD: 0..0, U: 0..2 */
-#define A0_DEST_CHANNEL_X (1<<10)
-#define A0_DEST_CHANNEL_Y (2<<10)
-#define A0_DEST_CHANNEL_Z (4<<10)
-#define A0_DEST_CHANNEL_W (8<<10)
-#define A0_DEST_CHANNEL_ALL (0xf<<10)
-#define A0_DEST_CHANNEL_SHIFT 10
-#define A0_SRC0_TYPE_SHIFT 7
-#define A0_SRC0_NR_SHIFT 2
-
-#define A0_DEST_CHANNEL_XY (A0_DEST_CHANNEL_X|A0_DEST_CHANNEL_Y)
-#define A0_DEST_CHANNEL_XYZ (A0_DEST_CHANNEL_XY|A0_DEST_CHANNEL_Z)
-
-
-#define SRC_X 0
-#define SRC_Y 1
-#define SRC_Z 2
-#define SRC_W 3
-#define SRC_ZERO 4
-#define SRC_ONE 5
-
-#define A1_SRC0_CHANNEL_X_NEGATE (1<<31)
-#define A1_SRC0_CHANNEL_X_SHIFT 28
-#define A1_SRC0_CHANNEL_Y_NEGATE (1<<27)
-#define A1_SRC0_CHANNEL_Y_SHIFT 24
-#define A1_SRC0_CHANNEL_Z_NEGATE (1<<23)
-#define A1_SRC0_CHANNEL_Z_SHIFT 20
-#define A1_SRC0_CHANNEL_W_NEGATE (1<<19)
-#define A1_SRC0_CHANNEL_W_SHIFT 16
-#define A1_SRC1_TYPE_SHIFT 13
-#define A1_SRC1_NR_SHIFT 8
-#define A1_SRC1_CHANNEL_X_NEGATE (1<<7)
-#define A1_SRC1_CHANNEL_X_SHIFT 4
-#define A1_SRC1_CHANNEL_Y_NEGATE (1<<3)
-#define A1_SRC1_CHANNEL_Y_SHIFT 0
-
-#define A2_SRC1_CHANNEL_Z_NEGATE (1<<31)
-#define A2_SRC1_CHANNEL_Z_SHIFT 28
-#define A2_SRC1_CHANNEL_W_NEGATE (1<<27)
-#define A2_SRC1_CHANNEL_W_SHIFT 24
-#define A2_SRC2_TYPE_SHIFT 21
-#define A2_SRC2_NR_SHIFT 16
-#define A2_SRC2_CHANNEL_X_NEGATE (1<<15)
-#define A2_SRC2_CHANNEL_X_SHIFT 12
-#define A2_SRC2_CHANNEL_Y_NEGATE (1<<11)
-#define A2_SRC2_CHANNEL_Y_SHIFT 8
-#define A2_SRC2_CHANNEL_Z_NEGATE (1<<7)
-#define A2_SRC2_CHANNEL_Z_SHIFT 4
-#define A2_SRC2_CHANNEL_W_NEGATE (1<<3)
-#define A2_SRC2_CHANNEL_W_SHIFT 0
-
-
+#define A0_DEST_CHANNEL_X (1 << 10)
+#define A0_DEST_CHANNEL_Y (2 << 10)
+#define A0_DEST_CHANNEL_Z (4 << 10)
+#define A0_DEST_CHANNEL_W (8 << 10)
+#define A0_DEST_CHANNEL_ALL (0xf << 10)
+#define A0_DEST_CHANNEL_SHIFT 10
+#define A0_SRC0_TYPE_SHIFT 7
+#define A0_SRC0_NR_SHIFT 2
+
+#define A0_DEST_CHANNEL_XY (A0_DEST_CHANNEL_X | A0_DEST_CHANNEL_Y)
+#define A0_DEST_CHANNEL_XYZ (A0_DEST_CHANNEL_XY | A0_DEST_CHANNEL_Z)
+
+#define SRC_X 0
+#define SRC_Y 1
+#define SRC_Z 2
+#define SRC_W 3
+#define SRC_ZERO 4
+#define SRC_ONE 5
+
+#define A1_SRC0_CHANNEL_X_NEGATE (1 << 31)
+#define A1_SRC0_CHANNEL_X_SHIFT 28
+#define A1_SRC0_CHANNEL_Y_NEGATE (1 << 27)
+#define A1_SRC0_CHANNEL_Y_SHIFT 24
+#define A1_SRC0_CHANNEL_Z_NEGATE (1 << 23)
+#define A1_SRC0_CHANNEL_Z_SHIFT 20
+#define A1_SRC0_CHANNEL_W_NEGATE (1 << 19)
+#define A1_SRC0_CHANNEL_W_SHIFT 16
+#define A1_SRC1_TYPE_SHIFT 13
+#define A1_SRC1_NR_SHIFT 8
+#define A1_SRC1_CHANNEL_X_NEGATE (1 << 7)
+#define A1_SRC1_CHANNEL_X_SHIFT 4
+#define A1_SRC1_CHANNEL_Y_NEGATE (1 << 3)
+#define A1_SRC1_CHANNEL_Y_SHIFT 0
+
+#define A2_SRC1_CHANNEL_Z_NEGATE (1 << 31)
+#define A2_SRC1_CHANNEL_Z_SHIFT 28
+#define A2_SRC1_CHANNEL_W_NEGATE (1 << 27)
+#define A2_SRC1_CHANNEL_W_SHIFT 24
+#define A2_SRC2_TYPE_SHIFT 21
+#define A2_SRC2_NR_SHIFT 16
+#define A2_SRC2_CHANNEL_X_NEGATE (1 << 15)
+#define A2_SRC2_CHANNEL_X_SHIFT 12
+#define A2_SRC2_CHANNEL_Y_NEGATE (1 << 11)
+#define A2_SRC2_CHANNEL_Y_SHIFT 8
+#define A2_SRC2_CHANNEL_Z_NEGATE (1 << 7)
+#define A2_SRC2_CHANNEL_Z_SHIFT 4
+#define A2_SRC2_CHANNEL_W_NEGATE (1 << 3)
+#define A2_SRC2_CHANNEL_W_SHIFT 0
/* Texture instructions */
-#define T0_TEXLD (0x15<<24) /* Sample texture using predeclared
- * sampler and address, and output
- * filtered texel data to destination
- * register */
-#define T0_TEXLDP (0x16<<24) /* Same as texld but performs a
- * perspective divide of the texture
- * coordinate .xyz values by .w before
- * sampling. */
-#define T0_TEXLDB (0x17<<24) /* Same as texld but biases the
- * computed LOD by w. Only S4.6 two's
- * comp is used. This implies that a
- * float to fixed conversion is
- * done. */
-#define T0_TEXKILL (0x18<<24) /* Does not perform a sampling
- * operation. Simply kills the pixel
- * if any channel of the address
- * register is < 0.0. */
-#define T0_DEST_TYPE_SHIFT 19
+#define T0_TEXLD \
+ (0x15 << 24) /* Sample texture using predeclared \
+ * sampler and address, and output \
+ * filtered texel data to destination \
+ * register */
+#define T0_TEXLDP \
+ (0x16 << 24) /* Same as texld but performs a \
+ * perspective divide of the texture \
+ * coordinate .xyz values by .w before \
+ * sampling. */
+#define T0_TEXLDB \
+ (0x17 << 24) /* Same as texld but biases the \
+ * computed LOD by w. Only S4.6 two's \
+ * comp is used. This implies that a \
+ * float to fixed conversion is \
+ * done. */
+#define T0_TEXKILL \
+ (0x18 << 24) /* Does not perform a sampling \
+ * operation. Simply kills the pixel \
+ * if any channel of the address \
+ * register is < 0.0. */
+#define T0_DEST_TYPE_SHIFT 19
/* Allow: R, OC, OD, U */
/* Note: U (unpreserved) regs do not retain their values between
- * phases (cannot be used for feedback)
+ * phases (cannot be used for feedback)
*
* Note: oC and OD registers can only be used as the destination of a
* texture instruction once per phase (this is an implementation
- * restriction).
+ * restriction).
*/
-#define T0_DEST_NR_SHIFT 14
+#define T0_DEST_NR_SHIFT 14
/* Allow R: 0..15, OC,OD: 0..0, U: 0..2 */
-#define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */
-#define T0_SAMPLER_NR_MASK (0xf<<0)
+#define T0_SAMPLER_NR_SHIFT 0 /* This field ignored for TEXKILL */
+#define T0_SAMPLER_NR_MASK (0xf << 0)
-#define T1_ADDRESS_REG_TYPE_SHIFT 24 /* Reg to use as texture coord */
+#define T1_ADDRESS_REG_TYPE_SHIFT 24 /* Reg to use as texture coord */
/* Allow R, T, OC, OD -- R, OC, OD are 'dependent' reads, new program phase */
-#define T1_ADDRESS_REG_NR_SHIFT 17
-#define T2_MBZ 0
+#define T1_ADDRESS_REG_NR_SHIFT 17
+#define T2_MBZ 0
/* Declaration instructions */
-#define D0_DCL (0x19<<24) /* Declare a t (interpolated attrib)
- * register or an s (sampler)
- * register. */
-#define D0_SAMPLE_TYPE_SHIFT 22
-#define D0_SAMPLE_TYPE_2D (0x0<<22)
-#define D0_SAMPLE_TYPE_CUBE (0x1<<22)
-#define D0_SAMPLE_TYPE_VOLUME (0x2<<22)
-#define D0_SAMPLE_TYPE_MASK (0x3<<22)
-
-#define D0_TYPE_SHIFT 19
+#define D0_DCL \
+ (0x19 << 24) /* Declare a t (interpolated attrib) \
+ * register or an s (sampler) \
+ * register. */
+#define D0_SAMPLE_TYPE_SHIFT 22
+#define D0_SAMPLE_TYPE_2D (0x0 << 22)
+#define D0_SAMPLE_TYPE_CUBE (0x1 << 22)
+#define D0_SAMPLE_TYPE_VOLUME (0x2 << 22)
+#define D0_SAMPLE_TYPE_MASK (0x3 << 22)
+
+#define D0_TYPE_SHIFT 19
/* Allow: T, S */
-#define D0_NR_SHIFT 14
+#define D0_NR_SHIFT 14
/* Allow T: 0..10, S: 0..15 */
-#define D0_CHANNEL_X (1<<10)
-#define D0_CHANNEL_Y (2<<10)
-#define D0_CHANNEL_Z (4<<10)
-#define D0_CHANNEL_W (8<<10)
-#define D0_CHANNEL_ALL (0xf<<10)
-#define D0_CHANNEL_NONE (0<<10)
+#define D0_CHANNEL_X (1 << 10)
+#define D0_CHANNEL_Y (2 << 10)
+#define D0_CHANNEL_Z (4 << 10)
+#define D0_CHANNEL_W (8 << 10)
+#define D0_CHANNEL_ALL (0xf << 10)
+#define D0_CHANNEL_NONE (0 << 10)
-#define D0_CHANNEL_XY (D0_CHANNEL_X|D0_CHANNEL_Y)
-#define D0_CHANNEL_XYZ (D0_CHANNEL_XY|D0_CHANNEL_Z)
+#define D0_CHANNEL_XY (D0_CHANNEL_X | D0_CHANNEL_Y)
+#define D0_CHANNEL_XYZ (D0_CHANNEL_XY | D0_CHANNEL_Z)
/* I915 Errata: Do not allow (xz), (xw), (xzw) combinations for diffuse
- * or specular declarations.
+ * or specular declarations.
*
- * For T dcls, only allow: (x), (xy), (xyz), (w), (xyzw)
+ * For T dcls, only allow: (x), (xy), (xyz), (w), (xyzw)
*
* Must be zero for S (sampler) dcls
*/
-#define D1_MBZ 0
-#define D2_MBZ 0
-
-
+#define D1_MBZ 0
+#define D2_MBZ 0
/* p207 */
-#define _3DSTATE_MAP_STATE (CMD_3D|(0x1d<<24)|(0x0<<16))
-
-#define MS1_MAPMASK_SHIFT 0
-#define MS1_MAPMASK_MASK (0x8fff<<0)
-
-#define MS2_UNTRUSTED_SURFACE (1<<31)
-#define MS2_ADDRESS_MASK 0xfffffffc
-#define MS2_VERTICAL_LINE_STRIDE (1<<1)
-#define MS2_VERTICAL_OFFSET (1<<1)
-
-#define MS3_HEIGHT_SHIFT 21
-#define MS3_WIDTH_SHIFT 10
-#define MS3_PALETTE_SELECT (1<<9)
-#define MS3_MAPSURF_FORMAT_SHIFT 7
-#define MS3_MAPSURF_FORMAT_MASK (0x7<<7)
-#define MAPSURF_8BIT (1<<7)
-#define MAPSURF_16BIT (2<<7)
-#define MAPSURF_32BIT (3<<7)
-#define MAPSURF_422 (5<<7)
-#define MAPSURF_COMPRESSED (6<<7)
-#define MAPSURF_4BIT_INDEXED (7<<7)
-#define MS3_MT_FORMAT_MASK (0x7 << 3)
-#define MS3_MT_FORMAT_SHIFT 3
-#define MT_4BIT_P4 (7<<3) /* SURFACE_4BIT_INDEXED */
-#define MT_8BIT_I8 (0<<3) /* SURFACE_8BIT */
-#define MT_8BIT_L8 (1<<3)
-#define MT_8BIT_A4P4 (2<<3)
-#define MT_8BIT_P4A4 (3<<3)
-#define MT_8BIT_A8 (4<<3)
-#define MT_8BIT_MONO8 (5<<3)
-#define MT_16BIT_RGB565 (0<<3) /* SURFACE_16BIT */
-#define MT_16BIT_ARGB1555 (1<<3)
-#define MT_16BIT_ARGB4444 (2<<3)
-#define MT_16BIT_AY88 (3<<3)
-#define MT_16BIT_88DVDU (5<<3)
-#define MT_16BIT_BUMP_655LDVDU (6<<3)
-#define MT_16BIT_I16 (7<<3)
-#define MT_16BIT_L16 (8<<3)
-#define MT_16BIT_A16 (9<<3)
-#define MT_32BIT_ARGB8888 (0<<3) /* SURFACE_32BIT */
-#define MT_32BIT_ABGR8888 (1<<3)
-#define MT_32BIT_XRGB8888 (2<<3)
-#define MT_32BIT_XBGR8888 (3<<3)
-#define MT_32BIT_QWVU8888 (4<<3)
-#define MT_32BIT_AXVU8888 (5<<3)
-#define MT_32BIT_LXVU8888 (6<<3)
-#define MT_32BIT_XLVU8888 (7<<3)
-#define MT_32BIT_ARGB2101010 (8<<3)
-#define MT_32BIT_ABGR2101010 (9<<3)
-#define MT_32BIT_AWVU2101010 (0xA<<3)
-#define MT_32BIT_GR1616 (0xB<<3)
-#define MT_32BIT_VU1616 (0xC<<3)
-#define MT_32BIT_xI824 (0xD<<3)
-#define MT_32BIT_xL824 (0xE<<3)
-#define MT_32BIT_xA824 (0xF<<3)
-#define MT_422_YCRCB_SWAPY (0<<3) /* SURFACE_422 */
-#define MT_422_YCRCB_NORMAL (1<<3)
-#define MT_422_YCRCB_SWAPUV (2<<3)
-#define MT_422_YCRCB_SWAPUVY (3<<3)
-#define MT_COMPRESS_DXT1 (0<<3) /* SURFACE_COMPRESSED */
-#define MT_COMPRESS_DXT2_3 (1<<3)
-#define MT_COMPRESS_DXT4_5 (2<<3)
-#define MT_COMPRESS_FXT1 (3<<3)
-#define MT_COMPRESS_DXT1_RGB (4<<3)
-#define MS3_USE_FENCE_REGS (1<<2)
-#define MS3_TILED_SURFACE (1<<1)
-#define MS3_TILE_WALK_Y (1<<0)
-
-#define MS4_PITCH_SHIFT 21
-#define MS4_CUBE_FACE_ENA_NEGX (1<<20)
-#define MS4_CUBE_FACE_ENA_POSX (1<<19)
-#define MS4_CUBE_FACE_ENA_NEGY (1<<18)
-#define MS4_CUBE_FACE_ENA_POSY (1<<17)
-#define MS4_CUBE_FACE_ENA_NEGZ (1<<16)
-#define MS4_CUBE_FACE_ENA_POSZ (1<<15)
-#define MS4_CUBE_FACE_ENA_MASK (0x3f<<15)
-#define MS4_MAX_LOD_SHIFT 9
-#define MS4_MAX_LOD_MASK (0x3f<<9)
-#define MS4_MIP_LAYOUT_LEGACY (0<<8)
-#define MS4_MIP_LAYOUT_BELOW_LPT (0<<8)
-#define MS4_MIP_LAYOUT_RIGHT_LPT (1<<8)
-#define MS4_VOLUME_DEPTH_SHIFT 0
-#define MS4_VOLUME_DEPTH_MASK (0xff<<0)
+#define _3DSTATE_MAP_STATE (CMD_3D | (0x1d << 24) | (0x0 << 16))
+
+#define MS1_MAPMASK_SHIFT 0
+#define MS1_MAPMASK_MASK (0x8fff << 0)
+
+#define MS2_UNTRUSTED_SURFACE (1 << 31)
+#define MS2_ADDRESS_MASK 0xfffffffc
+#define MS2_VERTICAL_LINE_STRIDE (1 << 1)
+#define MS2_VERTICAL_OFFSET (1 << 1)
+
+#define MS3_HEIGHT_SHIFT 21
+#define MS3_WIDTH_SHIFT 10
+#define MS3_PALETTE_SELECT (1 << 9)
+#define MS3_MAPSURF_FORMAT_SHIFT 7
+#define MS3_MAPSURF_FORMAT_MASK (0x7 << 7)
+#define MAPSURF_8BIT (1 << 7)
+#define MAPSURF_16BIT (2 << 7)
+#define MAPSURF_32BIT (3 << 7)
+#define MAPSURF_422 (5 << 7)
+#define MAPSURF_COMPRESSED (6 << 7)
+#define MAPSURF_4BIT_INDEXED (7 << 7)
+#define MS3_MT_FORMAT_MASK (0x7 << 3)
+#define MS3_MT_FORMAT_SHIFT 3
+#define MT_4BIT_P4 (7 << 3) /* SURFACE_4BIT_INDEXED */
+#define MT_8BIT_I8 (0 << 3) /* SURFACE_8BIT */
+#define MT_8BIT_L8 (1 << 3)
+#define MT_8BIT_A4P4 (2 << 3)
+#define MT_8BIT_P4A4 (3 << 3)
+#define MT_8BIT_A8 (4 << 3)
+#define MT_8BIT_MONO8 (5 << 3)
+#define MT_16BIT_RGB565 (0 << 3) /* SURFACE_16BIT */
+#define MT_16BIT_ARGB1555 (1 << 3)
+#define MT_16BIT_ARGB4444 (2 << 3)
+#define MT_16BIT_AY88 (3 << 3)
+#define MT_16BIT_88DVDU (5 << 3)
+#define MT_16BIT_BUMP_655LDVDU (6 << 3)
+#define MT_16BIT_I16 (7 << 3)
+#define MT_16BIT_L16 (8 << 3)
+#define MT_16BIT_A16 (9 << 3)
+#define MT_32BIT_ARGB8888 (0 << 3) /* SURFACE_32BIT */
+#define MT_32BIT_ABGR8888 (1 << 3)
+#define MT_32BIT_XRGB8888 (2 << 3)
+#define MT_32BIT_XBGR8888 (3 << 3)
+#define MT_32BIT_QWVU8888 (4 << 3)
+#define MT_32BIT_AXVU8888 (5 << 3)
+#define MT_32BIT_LXVU8888 (6 << 3)
+#define MT_32BIT_XLVU8888 (7 << 3)
+#define MT_32BIT_ARGB2101010 (8 << 3)
+#define MT_32BIT_ABGR2101010 (9 << 3)
+#define MT_32BIT_AWVU2101010 (0xA << 3)
+#define MT_32BIT_GR1616 (0xB << 3)
+#define MT_32BIT_VU1616 (0xC << 3)
+#define MT_32BIT_xI824 (0xD << 3)
+#define MT_32BIT_xL824 (0xE << 3)
+#define MT_32BIT_xA824 (0xF << 3)
+#define MT_422_YCRCB_SWAPY (0 << 3) /* SURFACE_422 */
+#define MT_422_YCRCB_NORMAL (1 << 3)
+#define MT_422_YCRCB_SWAPUV (2 << 3)
+#define MT_422_YCRCB_SWAPUVY (3 << 3)
+#define MT_COMPRESS_DXT1 (0 << 3) /* SURFACE_COMPRESSED */
+#define MT_COMPRESS_DXT2_3 (1 << 3)
+#define MT_COMPRESS_DXT4_5 (2 << 3)
+#define MT_COMPRESS_FXT1 (3 << 3)
+#define MT_COMPRESS_DXT1_RGB (4 << 3)
+#define MS3_USE_FENCE_REGS (1 << 2)
+#define MS3_TILED_SURFACE (1 << 1)
+#define MS3_TILE_WALK_Y (1 << 0)
+
+#define MS4_PITCH_SHIFT 21
+#define MS4_CUBE_FACE_ENA_NEGX (1 << 20)
+#define MS4_CUBE_FACE_ENA_POSX (1 << 19)
+#define MS4_CUBE_FACE_ENA_NEGY (1 << 18)
+#define MS4_CUBE_FACE_ENA_POSY (1 << 17)
+#define MS4_CUBE_FACE_ENA_NEGZ (1 << 16)
+#define MS4_CUBE_FACE_ENA_POSZ (1 << 15)
+#define MS4_CUBE_FACE_ENA_MASK (0x3f << 15)
+#define MS4_MAX_LOD_SHIFT 9
+#define MS4_MAX_LOD_MASK (0x3f << 9)
+#define MS4_MIP_LAYOUT_LEGACY (0 << 8)
+#define MS4_MIP_LAYOUT_BELOW_LPT (0 << 8)
+#define MS4_MIP_LAYOUT_RIGHT_LPT (1 << 8)
+#define MS4_VOLUME_DEPTH_SHIFT 0
+#define MS4_VOLUME_DEPTH_MASK (0xff << 0)
/* p244 */
-#define _3DSTATE_SAMPLER_STATE (CMD_3D|(0x1d<<24)|(0x1<<16))
-
-#define SS1_MAPMASK_SHIFT 0
-#define SS1_MAPMASK_MASK (0x8fff<<0)
-
-#define SS2_REVERSE_GAMMA_ENABLE (1<<31)
-#define SS2_PACKED_TO_PLANAR_ENABLE (1<<30)
-#define SS2_COLORSPACE_CONVERSION (1<<29)
-#define SS2_CHROMAKEY_SHIFT 27
-#define SS2_BASE_MIP_LEVEL_SHIFT 22
-#define SS2_BASE_MIP_LEVEL_MASK (0x1f<<22)
-#define SS2_MIP_FILTER_SHIFT 20
-#define SS2_MIP_FILTER_MASK (0x3<<20)
-#define MIPFILTER_NONE 0
-#define MIPFILTER_NEAREST 1
-#define MIPFILTER_LINEAR 3
-#define SS2_MAG_FILTER_SHIFT 17
-#define SS2_MAG_FILTER_MASK (0x7<<17)
-#define FILTER_NEAREST 0
-#define FILTER_LINEAR 1
-#define FILTER_ANISOTROPIC 2
-#define FILTER_4X4_1 3
-#define FILTER_4X4_2 4
-#define FILTER_4X4_FLAT 5
-#define FILTER_6X5_MONO 6 /* XXX - check */
-#define SS2_MIN_FILTER_SHIFT 14
-#define SS2_MIN_FILTER_MASK (0x7<<14)
-#define SS2_LOD_BIAS_SHIFT 5
-#define SS2_LOD_BIAS_ONE (0x10<<5)
-#define SS2_LOD_BIAS_MASK (0x1ff<<5)
+#define _3DSTATE_SAMPLER_STATE (CMD_3D | (0x1d << 24) | (0x1 << 16))
+
+#define SS1_MAPMASK_SHIFT 0
+#define SS1_MAPMASK_MASK (0x8fff << 0)
+
+#define SS2_REVERSE_GAMMA_ENABLE (1 << 31)
+#define SS2_PACKED_TO_PLANAR_ENABLE (1 << 30)
+#define SS2_COLORSPACE_CONVERSION (1 << 29)
+#define SS2_CHROMAKEY_SHIFT 27
+#define SS2_BASE_MIP_LEVEL_SHIFT 22
+#define SS2_BASE_MIP_LEVEL_MASK (0x1f << 22)
+#define SS2_MIP_FILTER_SHIFT 20
+#define SS2_MIP_FILTER_MASK (0x3 << 20)
+#define MIPFILTER_NONE 0
+#define MIPFILTER_NEAREST 1
+#define MIPFILTER_LINEAR 3
+#define SS2_MAG_FILTER_SHIFT 17
+#define SS2_MAG_FILTER_MASK (0x7 << 17)
+#define FILTER_NEAREST 0
+#define FILTER_LINEAR 1
+#define FILTER_ANISOTROPIC 2
+#define FILTER_4X4_1 3
+#define FILTER_4X4_2 4
+#define FILTER_4X4_FLAT 5
+#define FILTER_6X5_MONO 6 /* XXX - check */
+#define SS2_MIN_FILTER_SHIFT 14
+#define SS2_MIN_FILTER_MASK (0x7 << 14)
+#define SS2_LOD_BIAS_SHIFT 5
+#define SS2_LOD_BIAS_ONE (0x10 << 5)
+#define SS2_LOD_BIAS_MASK (0x1ff << 5)
/* Shadow requires:
* MT_X8{I,L,A}24 or MT_{I,L,A}16 texture format
* FILTER_4X4_x MIN and MAG filters
*/
-#define SS2_SHADOW_ENABLE (1<<4)
-#define SS2_MAX_ANISO_MASK (1<<3)
-#define SS2_MAX_ANISO_2 (0<<3)
-#define SS2_MAX_ANISO_4 (1<<3)
-#define SS2_SHADOW_FUNC_SHIFT 0
-#define SS2_SHADOW_FUNC_MASK (0x7<<0)
+#define SS2_SHADOW_ENABLE (1 << 4)
+#define SS2_MAX_ANISO_MASK (1 << 3)
+#define SS2_MAX_ANISO_2 (0 << 3)
+#define SS2_MAX_ANISO_4 (1 << 3)
+#define SS2_SHADOW_FUNC_SHIFT 0
+#define SS2_SHADOW_FUNC_MASK (0x7 << 0)
/* SS2_SHADOW_FUNC values: see COMPAREFUNC_* */
-#define SS3_MIN_LOD_SHIFT 24
-#define SS3_MIN_LOD_ONE (0x10<<24)
-#define SS3_MIN_LOD_MASK (0xff<<24)
-#define SS3_KILL_PIXEL_ENABLE (1<<17)
-#define SS3_TCX_ADDR_MODE_SHIFT 12
-#define SS3_TCX_ADDR_MODE_MASK (0x7<<12)
-#define TEXCOORDMODE_WRAP 0
-#define TEXCOORDMODE_MIRROR 1
-#define TEXCOORDMODE_CLAMP_EDGE 2
-#define TEXCOORDMODE_CUBE 3
-#define TEXCOORDMODE_CLAMP_BORDER 4
-#define TEXCOORDMODE_MIRROR_ONCE 5
-#define SS3_TCY_ADDR_MODE_SHIFT 9
-#define SS3_TCY_ADDR_MODE_MASK (0x7<<9)
-#define SS3_TCZ_ADDR_MODE_SHIFT 6
-#define SS3_TCZ_ADDR_MODE_MASK (0x7<<6)
-#define SS3_NORMALIZED_COORDS (1<<5)
-#define SS3_TEXTUREMAP_INDEX_SHIFT 1
-#define SS3_TEXTUREMAP_INDEX_MASK (0xf<<1)
-#define SS3_DEINTERLACER_ENABLE (1<<0)
-
-#define SS4_BORDER_COLOR_MASK (~0)
+#define SS3_MIN_LOD_SHIFT 24
+#define SS3_MIN_LOD_ONE (0x10 << 24)
+#define SS3_MIN_LOD_MASK (0xff << 24)
+#define SS3_KILL_PIXEL_ENABLE (1 << 17)
+#define SS3_TCX_ADDR_MODE_SHIFT 12
+#define SS3_TCX_ADDR_MODE_MASK (0x7 << 12)
+#define TEXCOORDMODE_WRAP 0
+#define TEXCOORDMODE_MIRROR 1
+#define TEXCOORDMODE_CLAMP_EDGE 2
+#define TEXCOORDMODE_CUBE 3
+#define TEXCOORDMODE_CLAMP_BORDER 4
+#define TEXCOORDMODE_MIRROR_ONCE 5
+#define SS3_TCY_ADDR_MODE_SHIFT 9
+#define SS3_TCY_ADDR_MODE_MASK (0x7 << 9)
+#define SS3_TCZ_ADDR_MODE_SHIFT 6
+#define SS3_TCZ_ADDR_MODE_MASK (0x7 << 6)
+#define SS3_NORMALIZED_COORDS (1 << 5)
+#define SS3_TEXTUREMAP_INDEX_SHIFT 1
+#define SS3_TEXTUREMAP_INDEX_MASK (0xf << 1)
+#define SS3_DEINTERLACER_ENABLE (1 << 0)
+
+#define SS4_BORDER_COLOR_MASK (~0)
/* 3DSTATE_SPAN_STIPPLE, p258
*/
-#define _3DSTATE_STIPPLE ((0x3<<29)|(0x1d<<24)|(0x83<<16))
-#define ST1_ENABLE (1<<16)
-#define ST1_MASK (0xffff)
+#define _3DSTATE_STIPPLE ((0x3 << 29) | (0x1d << 24) | (0x83 << 16))
+#define ST1_ENABLE (1 << 16)
+#define ST1_MASK (0xffff)
-#define _3DSTATE_DEFAULT_Z ((0x3<<29)|(0x1d<<24)|(0x98<<16))
-#define _3DSTATE_DEFAULT_DIFFUSE ((0x3<<29)|(0x1d<<24)|(0x99<<16))
-#define _3DSTATE_DEFAULT_SPECULAR ((0x3<<29)|(0x1d<<24)|(0x9a<<16))
+#define _3DSTATE_DEFAULT_Z ((0x3 << 29) | (0x1d << 24) | (0x98 << 16))
+#define _3DSTATE_DEFAULT_DIFFUSE ((0x3 << 29) | (0x1d << 24) | (0x99 << 16))
+#define _3DSTATE_DEFAULT_SPECULAR ((0x3 << 29) | (0x1d << 24) | (0x9a << 16))
-
-#define MI_FLUSH ((0<<29)|(4<<23))
-#define FLUSH_MAP_CACHE (1<<0)
-#define INHIBIT_FLUSH_RENDER_CACHE (1<<2)
+#define MI_FLUSH ((0 << 29) | (4 << 23))
+#define FLUSH_MAP_CACHE (1 << 0)
+#define INHIBIT_FLUSH_RENDER_CACHE (1 << 2)
#define MI_NOOP 0
-
-#define CMD_3D (0x3<<29)
-
-
-#define _3DPRIMITIVE ((0x3<<29)|(0x1f<<24))
-#define PRIM_INDIRECT (1<<23)
-#define PRIM_INLINE (0<<23)
-#define PRIM_INDIRECT_SEQUENTIAL (0<<17)
-#define PRIM_INDIRECT_ELTS (1<<17)
-
-#define PRIM3D_TRILIST (0x0<<18)
-#define PRIM3D_TRISTRIP (0x1<<18)
-#define PRIM3D_TRISTRIP_RVRSE (0x2<<18)
-#define PRIM3D_TRIFAN (0x3<<18)
-#define PRIM3D_POLY (0x4<<18)
-#define PRIM3D_LINELIST (0x5<<18)
-#define PRIM3D_LINESTRIP (0x6<<18)
-#define PRIM3D_RECTLIST (0x7<<18)
-#define PRIM3D_POINTLIST (0x8<<18)
-#define PRIM3D_DIB (0x9<<18)
-#define PRIM3D_MASK (0x1f<<18)
-
-#define I915PACKCOLOR4444(r,g,b,a) \
- ((((a) & 0xf0) << 8) | (((r) & 0xf0) << 4) | ((g) & 0xf0) | ((b) >> 4))
-
-#define I915PACKCOLOR1555(r,g,b,a) \
- ((((r) & 0xf8) << 7) | (((g) & 0xf8) << 2) | (((b) & 0xf8) >> 3) | \
+#define CMD_3D (0x3 << 29)
+
+#define _3DPRIMITIVE ((0x3 << 29) | (0x1f << 24))
+#define PRIM_INDIRECT (1 << 23)
+#define PRIM_INLINE (0 << 23)
+#define PRIM_INDIRECT_SEQUENTIAL (0 << 17)
+#define PRIM_INDIRECT_ELTS (1 << 17)
+
+#define PRIM3D_TRILIST (0x0 << 18)
+#define PRIM3D_TRISTRIP (0x1 << 18)
+#define PRIM3D_TRISTRIP_RVRSE (0x2 << 18)
+#define PRIM3D_TRIFAN (0x3 << 18)
+#define PRIM3D_POLY (0x4 << 18)
+#define PRIM3D_LINELIST (0x5 << 18)
+#define PRIM3D_LINESTRIP (0x6 << 18)
+#define PRIM3D_RECTLIST (0x7 << 18)
+#define PRIM3D_POINTLIST (0x8 << 18)
+#define PRIM3D_DIB (0x9 << 18)
+#define PRIM3D_MASK (0x1f << 18)
+
+#define I915PACKCOLOR4444(r, g, b, a) \
+ ((((a)&0xf0) << 8) | (((r)&0xf0) << 4) | ((g)&0xf0) | ((b) >> 4))
+
+#define I915PACKCOLOR1555(r, g, b, a) \
+ ((((r)&0xf8) << 7) | (((g)&0xf8) << 2) | (((b)&0xf8) >> 3) | \
((a) ? 0x8000 : 0))
-#define I915PACKCOLOR565(r,g,b) \
- ((((r) & 0xf8) << 8) | (((g) & 0xfc) << 3) | (((b) & 0xf8) >> 3))
-
-#define I915PACKCOLOR8888(r,g,b,a) \
- ((a<<24) | (r<<16) | (g<<8) | b)
-
-
+#define I915PACKCOLOR565(r, g, b) \
+ ((((r)&0xf8) << 8) | (((g)&0xfc) << 3) | (((b)&0xf8) >> 3))
+#define I915PACKCOLOR8888(r, g, b, a) ((a << 24) | (r << 16) | (g << 8) | b)
#define BR00_BITBLT_CLIENT 0x40000000
#define BR00_OP_COLOR_BLT 0x10000000
#define BR00_OP_SRC_COPY_BLT 0x10C00000
#define BR13_SOLID_PATTERN 0x80000000
-#define XY_COLOR_BLT_CMD ((2<<29)|(0x50<<22)|0x4)
-#define XY_COLOR_BLT_WRITE_ALPHA (1<<21)
-#define XY_COLOR_BLT_WRITE_RGB (1<<20)
-
-#define XY_SRC_COPY_BLT_CMD ((2<<29)|(0x53<<22)|6)
-#define XY_SRC_COPY_BLT_WRITE_ALPHA (1<<21)
-#define XY_SRC_COPY_BLT_WRITE_RGB (1<<20)
-
-#define MI_WAIT_FOR_EVENT ((0x3<<23))
-#define MI_WAIT_FOR_PLANE_B_FLIP (1<<6)
-#define MI_WAIT_FOR_PLANE_A_FLIP (1<<2)
-
-#define MI_BATCH_BUFFER (0x30<<23)
-#define MI_BATCH_BUFFER_START (0x31<<23)
-#define MI_BATCH_BUFFER_END (0xa<<23)
-
-
-
-#define COMPAREFUNC_ALWAYS 0
-#define COMPAREFUNC_NEVER 0x1
-#define COMPAREFUNC_LESS 0x2
-#define COMPAREFUNC_EQUAL 0x3
-#define COMPAREFUNC_LEQUAL 0x4
-#define COMPAREFUNC_GREATER 0x5
-#define COMPAREFUNC_NOTEQUAL 0x6
-#define COMPAREFUNC_GEQUAL 0x7
-
-#define STENCILOP_KEEP 0
-#define STENCILOP_ZERO 0x1
-#define STENCILOP_REPLACE 0x2
-#define STENCILOP_INCRSAT 0x3
-#define STENCILOP_DECRSAT 0x4
-#define STENCILOP_INCR 0x5
-#define STENCILOP_DECR 0x6
-#define STENCILOP_INVERT 0x7
-
-#define LOGICOP_CLEAR 0
-#define LOGICOP_NOR 0x1
-#define LOGICOP_AND_INV 0x2
-#define LOGICOP_COPY_INV 0x3
-#define LOGICOP_AND_RVRSE 0x4
-#define LOGICOP_INV 0x5
-#define LOGICOP_XOR 0x6
-#define LOGICOP_NAND 0x7
-#define LOGICOP_AND 0x8
-#define LOGICOP_EQUIV 0x9
-#define LOGICOP_NOOP 0xa
-#define LOGICOP_OR_INV 0xb
-#define LOGICOP_COPY 0xc
-#define LOGICOP_OR_RVRSE 0xd
-#define LOGICOP_OR 0xe
-#define LOGICOP_SET 0xf
-
-#define BLENDFACT_ZERO 0x01
-#define BLENDFACT_ONE 0x02
-#define BLENDFACT_SRC_COLR 0x03
-#define BLENDFACT_INV_SRC_COLR 0x04
-#define BLENDFACT_SRC_ALPHA 0x05
-#define BLENDFACT_INV_SRC_ALPHA 0x06
-#define BLENDFACT_DST_ALPHA 0x07
-#define BLENDFACT_INV_DST_ALPHA 0x08
-#define BLENDFACT_DST_COLR 0x09
-#define BLENDFACT_INV_DST_COLR 0x0a
-#define BLENDFACT_SRC_ALPHA_SATURATE 0x0b
-#define BLENDFACT_CONST_COLOR 0x0c
-#define BLENDFACT_INV_CONST_COLOR 0x0d
-#define BLENDFACT_CONST_ALPHA 0x0e
-#define BLENDFACT_INV_CONST_ALPHA 0x0f
-#define BLENDFACT_MASK 0x0f
-
-#define PCI_CHIP_I915_G 0x2582
-#define PCI_CHIP_I915_GM 0x2592
-#define PCI_CHIP_I945_G 0x2772
-#define PCI_CHIP_I945_GM 0x27A2
-#define PCI_CHIP_I945_GME 0x27AE
-#define PCI_CHIP_G33_G 0x29C2
-#define PCI_CHIP_Q35_G 0x29B2
-#define PCI_CHIP_Q33_G 0x29D2
-#define PCI_CHIP_PINEVIEW_G 0xA001
-#define PCI_CHIP_PINEVIEW_M 0xA011
-
+#define XY_COLOR_BLT_CMD ((2 << 29) | (0x50 << 22) | 0x4)
+#define XY_COLOR_BLT_WRITE_ALPHA (1 << 21)
+#define XY_COLOR_BLT_WRITE_RGB (1 << 20)
+
+#define XY_SRC_COPY_BLT_CMD ((2 << 29) | (0x53 << 22) | 6)
+#define XY_SRC_COPY_BLT_WRITE_ALPHA (1 << 21)
+#define XY_SRC_COPY_BLT_WRITE_RGB (1 << 20)
+
+#define MI_WAIT_FOR_EVENT ((0x3 << 23))
+#define MI_WAIT_FOR_PLANE_B_FLIP (1 << 6)
+#define MI_WAIT_FOR_PLANE_A_FLIP (1 << 2)
+
+#define MI_BATCH_BUFFER (0x30 << 23)
+#define MI_BATCH_BUFFER_START (0x31 << 23)
+#define MI_BATCH_BUFFER_END (0xa << 23)
+
+#define COMPAREFUNC_ALWAYS 0
+#define COMPAREFUNC_NEVER 0x1
+#define COMPAREFUNC_LESS 0x2
+#define COMPAREFUNC_EQUAL 0x3
+#define COMPAREFUNC_LEQUAL 0x4
+#define COMPAREFUNC_GREATER 0x5
+#define COMPAREFUNC_NOTEQUAL 0x6
+#define COMPAREFUNC_GEQUAL 0x7
+
+#define STENCILOP_KEEP 0
+#define STENCILOP_ZERO 0x1
+#define STENCILOP_REPLACE 0x2
+#define STENCILOP_INCRSAT 0x3
+#define STENCILOP_DECRSAT 0x4
+#define STENCILOP_INCR 0x5
+#define STENCILOP_DECR 0x6
+#define STENCILOP_INVERT 0x7
+
+#define LOGICOP_CLEAR 0
+#define LOGICOP_NOR 0x1
+#define LOGICOP_AND_INV 0x2
+#define LOGICOP_COPY_INV 0x3
+#define LOGICOP_AND_RVRSE 0x4
+#define LOGICOP_INV 0x5
+#define LOGICOP_XOR 0x6
+#define LOGICOP_NAND 0x7
+#define LOGICOP_AND 0x8
+#define LOGICOP_EQUIV 0x9
+#define LOGICOP_NOOP 0xa
+#define LOGICOP_OR_INV 0xb
+#define LOGICOP_COPY 0xc
+#define LOGICOP_OR_RVRSE 0xd
+#define LOGICOP_OR 0xe
+#define LOGICOP_SET 0xf
+
+#define BLENDFACT_ZERO 0x01
+#define BLENDFACT_ONE 0x02
+#define BLENDFACT_SRC_COLR 0x03
+#define BLENDFACT_INV_SRC_COLR 0x04
+#define BLENDFACT_SRC_ALPHA 0x05
+#define BLENDFACT_INV_SRC_ALPHA 0x06
+#define BLENDFACT_DST_ALPHA 0x07
+#define BLENDFACT_INV_DST_ALPHA 0x08
+#define BLENDFACT_DST_COLR 0x09
+#define BLENDFACT_INV_DST_COLR 0x0a
+#define BLENDFACT_SRC_ALPHA_SATURATE 0x0b
+#define BLENDFACT_CONST_COLOR 0x0c
+#define BLENDFACT_INV_CONST_COLOR 0x0d
+#define BLENDFACT_CONST_ALPHA 0x0e
+#define BLENDFACT_INV_CONST_ALPHA 0x0f
+#define BLENDFACT_MASK 0x0f
+
+#define PCI_CHIP_I915_G 0x2582
+#define PCI_CHIP_I915_GM 0x2592
+#define PCI_CHIP_I945_G 0x2772
+#define PCI_CHIP_I945_GM 0x27A2
+#define PCI_CHIP_I945_GME 0x27AE
+#define PCI_CHIP_G33_G 0x29C2
+#define PCI_CHIP_Q35_G 0x29B2
+#define PCI_CHIP_Q33_G 0x29D2
+#define PCI_CHIP_PINEVIEW_G 0xA001
+#define PCI_CHIP_PINEVIEW_M 0xA011
#endif
#include "util/u_debug.h"
-#include "i915_resource.h"
#include "i915_context.h"
+#include "i915_resource.h"
#include "i915_screen.h"
-
static struct pipe_resource *
i915_resource_create(struct pipe_screen *screen,
const struct pipe_resource *template)
{
if (template->target == PIPE_BUFFER)
return i915_buffer_create(screen, template);
- else
- {
+ else {
if (!(template->bind & PIPE_BIND_LINEAR))
return i915_texture_create(screen, template, FALSE);
else
}
static struct pipe_resource *
-i915_resource_from_handle(struct pipe_screen * screen,
- const struct pipe_resource *template,
- struct winsys_handle *whandle,
- unsigned usage)
+i915_resource_from_handle(struct pipe_screen *screen,
+ const struct pipe_resource *template,
+ struct winsys_handle *whandle, unsigned usage)
{
if (template->target == PIPE_BUFFER)
return NULL;
return i915_texture_from_handle(screen, template, whandle);
}
-
void
-i915_init_resource_functions(struct i915_context *i915 )
+i915_init_resource_functions(struct i915_context *i915)
{
i915->base.buffer_map = i915_buffer_transfer_map;
i915->base.texture_map = i915_texture_transfer_map;
/**************************************************************************
- *
+ *
* Copyright 2008 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_RESOURCE_H
struct i915_screen;
-#include "util/u_transfer.h"
#include "util/u_debug.h"
+#include "util/u_transfer.h"
#include "i915_winsys.h"
-
struct i915_context;
struct i915_screen;
-
struct i915_buffer {
struct pipe_resource b;
uint8_t *data;
boolean free_on_destroy;
};
-
/* Texture transfer. */
struct i915_transfer {
/* Base class. */
struct pipe_resource *staging_texture;
};
-
-#define I915_MAX_TEXTURE_2D_LEVELS 12 /* max 2048x2048 */
-#define I915_MAX_TEXTURE_3D_LEVELS 9 /* max 256x256x256 */
-
+#define I915_MAX_TEXTURE_2D_LEVELS 12 /* max 2048x2048 */
+#define I915_MAX_TEXTURE_3D_LEVELS 9 /* max 256x256x256 */
struct offset_pair {
- unsigned short nblocksx;
- unsigned short nblocksy;
+ unsigned short nblocksx;
+ unsigned short nblocksy;
};
struct i915_texture {
/* tiling flags */
enum i915_winsys_buffer_tile tiling;
unsigned stride;
- unsigned depth_stride; /* per-image on i945? */
+ unsigned depth_stride; /* per-image on i945? */
unsigned total_nblocksy;
unsigned nr_images[I915_MAX_TEXTURE_2D_LEVELS];
struct i915_winsys_buffer *buffer;
};
-unsigned i915_texture_offset(const struct i915_texture *tex,
- unsigned level, unsigned layer);
+unsigned i915_texture_offset(const struct i915_texture *tex, unsigned level,
+ unsigned layer);
void i915_init_screen_resource_functions(struct i915_screen *is);
void i915_init_resource_functions(struct i915_context *i915);
-static inline struct i915_texture *i915_texture(struct pipe_resource *resource)
+static inline struct i915_texture *
+i915_texture(struct pipe_resource *resource)
{
struct i915_texture *tex = (struct i915_texture *)resource;
assert(tex->b.target != PIPE_BUFFER);
return tex;
}
-static inline struct i915_buffer *i915_buffer(struct pipe_resource *resource)
+static inline struct i915_buffer *
+i915_buffer(struct pipe_resource *resource)
{
struct i915_buffer *tex = (struct i915_buffer *)resource;
assert(tex->b.target == PIPE_BUFFER);
return tex;
}
-struct pipe_resource *
-i915_texture_create(struct pipe_screen *screen,
- const struct pipe_resource *template,
- boolean force_untiled);
+struct pipe_resource *i915_texture_create(struct pipe_screen *screen,
+ const struct pipe_resource *template,
+ boolean force_untiled);
-bool
-i915_resource_get_handle(struct pipe_screen *screen,
- struct pipe_context *context,
- struct pipe_resource *texture,
- struct winsys_handle *whandle,
- unsigned usage);
+bool i915_resource_get_handle(struct pipe_screen *screen,
+ struct pipe_context *context,
+ struct pipe_resource *texture,
+ struct winsys_handle *whandle, unsigned usage);
struct pipe_resource *
-i915_texture_from_handle(struct pipe_screen * screen,
- const struct pipe_resource *template,
- struct winsys_handle *whandle);
+i915_texture_from_handle(struct pipe_screen *screen,
+ const struct pipe_resource *template,
+ struct winsys_handle *whandle);
+struct pipe_resource *i915_user_buffer_create(struct pipe_screen *screen,
+ void *ptr, unsigned bytes,
+ unsigned usage);
-struct pipe_resource *
-i915_user_buffer_create(struct pipe_screen *screen,
- void *ptr,
- unsigned bytes,
- unsigned usage);
+struct pipe_resource *i915_buffer_create(struct pipe_screen *screen,
+ const struct pipe_resource *template);
-struct pipe_resource *
-i915_buffer_create(struct pipe_screen *screen,
- const struct pipe_resource *template);
-
-void
-i915_resource_destroy(struct pipe_screen *screen,
- struct pipe_resource *resource);
-
-void
-i915_buffer_subdata(struct pipe_context *rm_ctx,
- struct pipe_resource *resource,
- unsigned usage, unsigned offset,
- unsigned size, const void *data);
-
-void *
-i915_buffer_transfer_map(struct pipe_context *pipe,
- struct pipe_resource *resource,
- unsigned level,
- unsigned usage,
- const struct pipe_box *box,
- struct pipe_transfer **ptransfer);
-
-void
-i915_buffer_transfer_unmap(struct pipe_context *pipe,
- struct pipe_transfer *transfer);
-
-void *
-i915_texture_transfer_map(struct pipe_context *pipe,
- struct pipe_resource *resource,
- unsigned level,
- unsigned usage,
- const struct pipe_box *box,
- struct pipe_transfer **ptransfer);
-
-void
-i915_texture_transfer_unmap(struct pipe_context *pipe,
- struct pipe_transfer *transfer);
+void i915_resource_destroy(struct pipe_screen *screen,
+ struct pipe_resource *resource);
+
+void i915_buffer_subdata(struct pipe_context *rm_ctx,
+ struct pipe_resource *resource, unsigned usage,
+ unsigned offset, unsigned size, const void *data);
+
+void *i915_buffer_transfer_map(struct pipe_context *pipe,
+ struct pipe_resource *resource, unsigned level,
+ unsigned usage, const struct pipe_box *box,
+ struct pipe_transfer **ptransfer);
+
+void i915_buffer_transfer_unmap(struct pipe_context *pipe,
+ struct pipe_transfer *transfer);
+
+void *i915_texture_transfer_map(struct pipe_context *pipe,
+ struct pipe_resource *resource, unsigned level,
+ unsigned usage, const struct pipe_box *box,
+ struct pipe_transfer **ptransfer);
+
+void i915_texture_transfer_unmap(struct pipe_context *pipe,
+ struct pipe_transfer *transfer);
#endif /* I915_RESOURCE_H */
/**************************************************************************
- *
+ *
* Copyright 2006 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
- /*
- * Authors:
- * Keith Whitwell <keithw@vmware.com>
- * Michel Dänzer <daenzer@vmware.com>
- */
+/*
+ * Authors:
+ * Keith Whitwell <keithw@vmware.com>
+ * Michel Dänzer <daenzer@vmware.com>
+ */
#include "pipe/p_context.h"
#include "pipe/p_defines.h"
#include "i915_resource.h"
#include "i915_screen.h"
-
void
i915_resource_destroy(struct pipe_screen *screen,
struct pipe_resource *resource)
}
}
-
void *
i915_buffer_transfer_map(struct pipe_context *pipe,
- struct pipe_resource *resource,
- unsigned level,
- unsigned usage,
- const struct pipe_box *box,
+ struct pipe_resource *resource, unsigned level,
+ unsigned usage, const struct pipe_box *box,
struct pipe_transfer **ptransfer)
{
struct i915_context *i915 = i915_context(pipe);
}
void
-i915_buffer_subdata(struct pipe_context *rm_ctx,
- struct pipe_resource *resource,
- unsigned usage, unsigned offset,
- unsigned size, const void *data)
+i915_buffer_subdata(struct pipe_context *rm_ctx, struct pipe_resource *resource,
+ unsigned usage, unsigned offset, unsigned size,
+ const void *data)
{
struct i915_buffer *buffer = i915_buffer(resource);
struct pipe_resource *
i915_buffer_create(struct pipe_screen *screen,
- const struct pipe_resource *template)
+ const struct pipe_resource *template)
{
struct i915_buffer *buf = CALLOC_STRUCT(i915_buffer);
return NULL;
}
-
-
struct pipe_resource *
-i915_user_buffer_create(struct pipe_screen *screen,
- void *ptr,
- unsigned bytes,
+i915_user_buffer_create(struct pipe_screen *screen, void *ptr, unsigned bytes,
unsigned bind)
{
struct i915_buffer *buf = CALLOC_STRUCT(i915_buffer);
/**************************************************************************
- *
+ *
* Copyright 2006 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
- /*
- * Authors:
- * Keith Whitwell <keithw@vmware.com>
- * Michel Dänzer <daenzer@vmware.com>
- */
+/*
+ * Authors:
+ * Keith Whitwell <keithw@vmware.com>
+ * Michel Dänzer <daenzer@vmware.com>
+ */
-#include "pipe/p_state.h"
#include "pipe/p_context.h"
#include "pipe/p_defines.h"
-#include "util/u_inlines.h"
+#include "pipe/p_state.h"
#include "util/format/u_format.h"
+#include "util/u_inlines.h"
#include "util/u_math.h"
#include "util/u_memory.h"
#include "util/u_rect.h"
#include "i915_context.h"
+#include "i915_debug.h"
#include "i915_resource.h"
#include "i915_screen.h"
#include "i915_winsys.h"
-#include "i915_debug.h"
-
#define DEBUG_TEXTURES 0
* Helper function and arrays
*/
-
/**
* Initial offset for Cube map.
*/
static const int initial_offsets[6][2] = {
- [PIPE_TEX_FACE_POS_X] = {0, 0},
- [PIPE_TEX_FACE_POS_Y] = {1, 0},
- [PIPE_TEX_FACE_POS_Z] = {1, 1},
- [PIPE_TEX_FACE_NEG_X] = {0, 2},
- [PIPE_TEX_FACE_NEG_Y] = {1, 2},
- [PIPE_TEX_FACE_NEG_Z] = {1, 3},
+ [PIPE_TEX_FACE_POS_X] = {0, 0}, [PIPE_TEX_FACE_POS_Y] = {1, 0},
+ [PIPE_TEX_FACE_POS_Z] = {1, 1}, [PIPE_TEX_FACE_NEG_X] = {0, 2},
+ [PIPE_TEX_FACE_NEG_Y] = {1, 2}, [PIPE_TEX_FACE_NEG_Z] = {1, 3},
};
/**
* Step offsets for Cube map.
*/
static const int step_offsets[6][2] = {
- [PIPE_TEX_FACE_POS_X] = { 0, 2},
- [PIPE_TEX_FACE_POS_Y] = {-1, 2},
- [PIPE_TEX_FACE_POS_Z] = {-1, 1},
- [PIPE_TEX_FACE_NEG_X] = { 0, 2},
- [PIPE_TEX_FACE_NEG_Y] = {-1, 2},
- [PIPE_TEX_FACE_NEG_Z] = {-1, 1},
+ [PIPE_TEX_FACE_POS_X] = {0, 2}, [PIPE_TEX_FACE_POS_Y] = {-1, 2},
+ [PIPE_TEX_FACE_POS_Z] = {-1, 1}, [PIPE_TEX_FACE_NEG_X] = {0, 2},
+ [PIPE_TEX_FACE_NEG_Y] = {-1, 2}, [PIPE_TEX_FACE_NEG_Z] = {-1, 1},
};
/**
* For compressed level 2
*/
static const int bottom_offsets[6] = {
- [PIPE_TEX_FACE_POS_X] = 16 + 0 * 8,
- [PIPE_TEX_FACE_POS_Y] = 16 + 1 * 8,
- [PIPE_TEX_FACE_POS_Z] = 16 + 2 * 8,
- [PIPE_TEX_FACE_NEG_X] = 16 + 3 * 8,
- [PIPE_TEX_FACE_NEG_Y] = 16 + 4 * 8,
- [PIPE_TEX_FACE_NEG_Z] = 16 + 5 * 8,
+ [PIPE_TEX_FACE_POS_X] = 16 + 0 * 8, [PIPE_TEX_FACE_POS_Y] = 16 + 1 * 8,
+ [PIPE_TEX_FACE_POS_Z] = 16 + 2 * 8, [PIPE_TEX_FACE_NEG_X] = 16 + 3 * 8,
+ [PIPE_TEX_FACE_NEG_Y] = 16 + 4 * 8, [PIPE_TEX_FACE_NEG_Z] = 16 + 5 * 8,
};
static inline unsigned
return util_next_power_of_two(util_format_get_stride(format, width));
}
-static inline const char*
+static inline const char *
get_tiling_string(enum i915_winsys_buffer_tile tile)
{
- switch(tile) {
+ switch (tile) {
case I915_TILE_NONE:
return "none";
case I915_TILE_X:
}
}
-
/*
* More advanced helper funcs
*/
-
static void
-i915_texture_set_level_info(struct i915_texture *tex,
- unsigned level, unsigned nr_images)
+i915_texture_set_level_info(struct i915_texture *tex, unsigned level,
+ unsigned nr_images)
{
assert(level < ARRAY_SIZE(tex->nr_images));
assert(nr_images);
tex->image_offset[level][0].nblocksy = 0;
}
-unsigned i915_texture_offset(const struct i915_texture *tex,
- unsigned level, unsigned layer)
+unsigned
+i915_texture_offset(const struct i915_texture *tex, unsigned level,
+ unsigned layer)
{
unsigned x, y;
- x = tex->image_offset[level][layer].nblocksx
- * util_format_get_blocksize(tex->b.format);
+ x = tex->image_offset[level][layer].nblocksx *
+ util_format_get_blocksize(tex->b.format);
y = tex->image_offset[level][layer].nblocksy;
return y * tex->stride + x;
}
static void
-i915_texture_set_image_offset(struct i915_texture *tex,
- unsigned level, unsigned img,
- unsigned nblocksx, unsigned nblocksy)
+i915_texture_set_image_offset(struct i915_texture *tex, unsigned level,
+ unsigned img, unsigned nblocksx,
+ unsigned nblocksy)
{
/* for the first image and level make sure offset is zero */
assert(!(img == 0 && level == 0) || (nblocksx == 0 && nblocksy == 0));
tex->image_offset[level][img].nblocksy = nblocksy;
#if DEBUG_TEXTURES
- debug_printf("%s: %p level %u, img %u (%u, %u)\n", __FUNCTION__,
- tex, level, img, x, y);
+ debug_printf("%s: %p level %u, img %u (%u, %u)\n", __FUNCTION__, tex, level,
+ img, x, y);
#endif
}
return I915_TILE_Y;
}
-
/*
* Shared layout functions
*/
-
/**
* Special case to deal with scanout textures.
*/
tex->stride = align(util_format_get_stride(pt->format, pt->width0), 64);
tex->total_nblocksy = align_nblocksy(pt->format, pt->height0, 8);
tex->tiling = I915_TILE_X;
- /* special case for cursors */
+ /* special case for cursors */
} else if (pt->width0 == 64 && pt->height0 == 64) {
tex->stride = get_pot_stride(pt->format, pt->width0);
tex->total_nblocksy = align_nblocksy(pt->format, pt->height0, 8);
#if DEBUG_TEXTURE
debug_printf("%s size: %d,%d,%d offset %d,%d (0x%x)\n", __FUNCTION__,
- pt->width0, pt->height0, util_format_get_blocksize(pt->format),
- tex->stride, tex->total_nblocksy, tex->stride * tex->total_nblocksy);
+ pt->width0, pt->height0, util_format_get_blocksize(pt->format),
+ tex->stride, tex->total_nblocksy,
+ tex->stride * tex->total_nblocksy);
#endif
return TRUE;
#if DEBUG_TEXTURE
debug_printf("%s size: %d,%d,%d offset %d,%d (0x%x)\n", __FUNCTION__,
- pt->width0, pt->height0, util_format_get_blocksize(pt->format),
- tex->stride, tex->total_nblocksy, tex->stride * tex->total_nblocksy);
+ pt->width0, pt->height0, util_format_get_blocksize(pt->format),
+ tex->stride, tex->total_nblocksy,
+ tex->stride * tex->total_nblocksy);
#endif
return TRUE;
}
}
-
/*
* i915 layout functions
*/
-
static void
i915_texture_layout_2d(struct i915_texture *tex)
{
unsigned nblocksy = util_format_get_nblocksy(pt->format, height);
unsigned stack_nblocksy = 0;
- /* Calculate the size of a single slice.
+ /* Calculate the size of a single slice.
*/
tex->stride = align(util_format_get_stride(pt->format, width), 4);
nblocksy = util_format_get_nblocksy(pt->format, height);
}
- /* Fixup depth image_offsets:
+ /* Fixup depth image_offsets:
*/
for (level = 0; level <= pt->last_level; level++) {
unsigned i;
- for (i = 0; i < depth; i++)
+ for (i = 0; i < depth; i++)
i915_texture_set_image_offset(tex, level, i, 0, i * stack_nblocksy);
depth = u_minify(depth, 1);
}
static boolean
-i915_texture_layout(struct i915_texture * tex)
+i915_texture_layout(struct i915_texture *tex)
{
switch (tex->b.target) {
case PIPE_TEXTURE_1D:
return TRUE;
}
-
/*
* i945 layout functions
*/
-
static void
i945_texture_layout_2d(struct i915_texture *tex)
{
y += nblocksy;
}
- width = u_minify(width, 1);
+ width = u_minify(width, 1);
height = u_minify(height, 1);
nblocksx = align_nblocksx(pt->format, width, align_x);
nblocksy = align_nblocksy(pt->format, height, align_y);
for (q = 0; q < depth;) {
for (j = 0; j < pack_x_nr && q < depth; j++, q++) {
- i915_texture_set_image_offset(tex, level, q, x, y + tex->total_nblocksy);
+ i915_texture_set_image_offset(tex, level, q, x,
+ y + tex->total_nblocksy);
x += pack_x_pitch;
}
if (pack_x_pitch > 4) {
pack_x_pitch >>= 1;
pack_x_nr <<= 1;
- assert(pack_x_pitch * pack_x_nr * util_format_get_blocksize(pt->format) <= tex->stride);
+ assert(pack_x_pitch * pack_x_nr *
+ util_format_get_blocksize(pt->format) <=
+ tex->stride);
}
if (pack_y_pitch > 2) {
unsigned level;
unsigned face;
- assert(pt->width0 == pt->height0); /* cubemap images are square */
+ assert(pt->width0 == pt->height0); /* cubemap images are square */
assert(util_format_is_s3tc(pt->format)); /* compressed only */
/*
}
static boolean
-i945_texture_layout(struct i915_texture * tex)
+i945_texture_layout(struct i915_texture *tex)
{
switch (tex->b.target) {
case PIPE_TEXTURE_1D:
return TRUE;
}
-
-
/*
* Screen texture functions
*/
-
-
bool
i915_resource_get_handle(struct pipe_screen *screen,
struct pipe_context *context,
struct pipe_resource *texture,
- struct winsys_handle *whandle,
- unsigned usage)
+ struct winsys_handle *whandle, unsigned usage)
{
if (texture->target == PIPE_BUFFER)
return false;
void *
i915_texture_transfer_map(struct pipe_context *pipe,
- struct pipe_resource *resource,
- unsigned level,
- unsigned usage,
- const struct pipe_box *box,
+ struct pipe_resource *resource, unsigned level,
+ unsigned usage, const struct pipe_box *box,
struct pipe_transfer **ptransfer)
{
struct i915_context *i915 = i915_context(pipe);
if (i915->blitter &&
util_blitter_is_copy_supported(i915->blitter, resource, resource) &&
(usage & PIPE_MAP_WRITE) &&
- !(usage & (PIPE_MAP_READ | PIPE_MAP_DONTBLOCK | PIPE_MAP_UNSYNCHRONIZED)))
+ !(usage &
+ (PIPE_MAP_READ | PIPE_MAP_DONTBLOCK | PIPE_MAP_UNSYNCHRONIZED)))
use_staging_texture = TRUE;
use_staging_texture = FALSE;
if (use_staging_texture) {
- /*
+ /*
* Allocate the untiled staging texture.
- * If the alloc fails, transfer->staging_texture is NULL and we fallback to a map()
+ * If the alloc fails, transfer->staging_texture is NULL and we fallback
+ * to a map()
*/
- transfer->staging_texture = i915_texture_create(pipe->screen, resource, TRUE);
+ transfer->staging_texture =
+ i915_texture_create(pipe->screen, resource, TRUE);
}
if (resource->target != PIPE_TEXTURE_3D &&
*ptransfer = &transfer->b;
return map + offset +
- box->y / util_format_get_blockheight(format) * transfer->b.stride +
- box->x / util_format_get_blockwidth(format) * util_format_get_blocksize(format);
+ box->y / util_format_get_blockheight(format) * transfer->b.stride +
+ box->x / util_format_get_blockwidth(format) *
+ util_format_get_blocksize(format);
}
void
i915_texture_transfer_unmap(struct pipe_context *pipe,
- struct pipe_transfer *transfer)
+ struct pipe_transfer *transfer)
{
struct i915_context *i915 = i915_context(pipe);
- struct i915_transfer *itransfer = (struct i915_transfer*)transfer;
+ struct i915_transfer *itransfer = (struct i915_transfer *)transfer;
struct i915_texture *tex = i915_texture(itransfer->b.resource);
struct i915_winsys *iws = i915_screen(tex->b.screen)->iws;
iws->buffer_unmap(iws, tex->buffer);
- if ((itransfer->staging_texture) &&
- (transfer->usage & PIPE_MAP_WRITE)) {
+ if ((itransfer->staging_texture) && (transfer->usage & PIPE_MAP_WRITE)) {
struct pipe_box sbox;
u_box_origin_2d(itransfer->b.box.width, itransfer->b.box.height, &sbox);
- pipe->resource_copy_region(pipe, itransfer->b.resource, itransfer->b.level,
- itransfer->b.box.x, itransfer->b.box.y, itransfer->b.box.z,
- itransfer->staging_texture,
- 0, &sbox);
+ pipe->resource_copy_region(pipe, itransfer->b.resource,
+ itransfer->b.level, itransfer->b.box.x,
+ itransfer->b.box.y, itransfer->b.box.z,
+ itransfer->staging_texture, 0, &sbox);
pipe->flush(pipe, NULL, 0);
pipe_resource_reference(&itransfer->staging_texture, NULL);
}
struct pipe_resource *
i915_texture_create(struct pipe_screen *screen,
- const struct pipe_resource *template,
- boolean force_untiled)
+ const struct pipe_resource *template, boolean force_untiled)
{
struct i915_screen *is = i915_screen(screen);
struct i915_winsys *iws = is->iws;
pipe_reference_init(&tex->b.reference, 1);
tex->b.screen = screen;
- if ( (force_untiled) || (template->usage == PIPE_USAGE_STREAM) )
+ if ((force_untiled) || (template->usage == PIPE_USAGE_STREAM))
tex->tiling = I915_TILE_NONE;
else
tex->tiling = i915_texture_tiling(is, tex);
else
buf_usage = I915_NEW_TEXTURE;
- tex->buffer = iws->buffer_create_tiled(iws, &tex->stride, tex->total_nblocksy,
- &tex->tiling, buf_usage);
+ tex->buffer = iws->buffer_create_tiled(
+ iws, &tex->stride, tex->total_nblocksy, &tex->tiling, buf_usage);
if (!tex->buffer)
goto fail;
- I915_DBG(DBG_TEXTURE, "%s: %p stride %u, blocks (%u, %u) tiling %s\n", __func__,
- tex, tex->stride,
+ I915_DBG(DBG_TEXTURE, "%s: %p stride %u, blocks (%u, %u) tiling %s\n",
+ __func__, tex, tex->stride,
tex->stride / util_format_get_blocksize(tex->b.format),
tex->total_nblocksy, get_tiling_string(tex->tiling));
}
struct pipe_resource *
-i915_texture_from_handle(struct pipe_screen * screen,
- const struct pipe_resource *template,
- struct winsys_handle *whandle)
+i915_texture_from_handle(struct pipe_screen *screen,
+ const struct pipe_resource *template,
+ struct winsys_handle *whandle)
{
struct i915_screen *is = i915_screen(screen);
struct i915_texture *tex;
assert(screen);
- buffer = iws->buffer_from_handle(iws, whandle, template->height0, &tiling, &stride);
+ buffer = iws->buffer_from_handle(iws, whandle, template->height0, &tiling,
+ &stride);
/* Only supports one type */
if ((template->target != PIPE_TEXTURE_2D &&
- template->target != PIPE_TEXTURE_RECT) ||
- template->last_level != 0 ||
- template->depth0 != 1) {
+ template->target != PIPE_TEXTURE_RECT) ||
+ template->last_level != 0 || template->depth0 != 1) {
return NULL;
}
tex->buffer = buffer;
- I915_DBG(DBG_TEXTURE, "%s: %p stride %u, blocks (%u, %u) tiling %s\n", __func__,
- tex, tex->stride,
+ I915_DBG(DBG_TEXTURE, "%s: %p stride %u, blocks (%u, %u) tiling %s\n",
+ __func__, tex, tex->stride,
tex->stride / util_format_get_blocksize(tex->b.format),
tex->total_nblocksy, get_tiling_string(tex->tiling));
return &tex->b;
}
-
/**************************************************************************
- *
+ *
* Copyright 2008 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
#include "compiler/nir/nir.h"
#include "draw/draw_context.h"
-#include "util/os_misc.h"
#include "util/format/u_format.h"
#include "util/format/u_format_s3tc.h"
+#include "util/os_misc.h"
#include "util/u_inlines.h"
#include "util/u_memory.h"
#include "util/u_screen.h"
#include "util/u_string.h"
-#include "i915_reg.h"
-#include "i915_debug.h"
#include "i915_context.h"
-#include "i915_screen.h"
+#include "i915_debug.h"
+#include "i915_public.h"
+#include "i915_reg.h"
#include "i915_resource.h"
+#include "i915_screen.h"
#include "i915_winsys.h"
-#include "i915_public.h"
-
/*
* Probe functions
*/
-
static const char *
i915_get_vendor(struct pipe_screen *screen)
{
};
static const void *
-i915_get_compiler_options(struct pipe_screen *pscreen,
- enum pipe_shader_ir ir,
- enum pipe_shader_type shader)
+i915_get_compiler_options(struct pipe_screen *pscreen, enum pipe_shader_ir ir,
+ enum pipe_shader_type shader)
{
assert(ir == PIPE_SHADER_IR_NIR);
if (shader == PIPE_SHADER_FRAGMENT)
}
static int
-i915_get_shader_param(struct pipe_screen *screen,
- enum pipe_shader_type shader,
+i915_get_shader_param(struct pipe_screen *screen, enum pipe_shader_type shader,
enum pipe_shader_cap cap)
{
switch (cap) {
- case PIPE_SHADER_CAP_PREFERRED_IR:
- return PIPE_SHADER_IR_NIR;
- case PIPE_SHADER_CAP_SUPPORTED_IRS:
- return (1 << PIPE_SHADER_IR_NIR) | (1 << PIPE_SHADER_IR_TGSI);
-
- case PIPE_SHADER_CAP_INTEGERS:
- /* mesa/st requires that this cap is the same across stages, and the FS
- * can't do ints.
- */
- return 0;
+ case PIPE_SHADER_CAP_PREFERRED_IR:
+ return PIPE_SHADER_IR_NIR;
+ case PIPE_SHADER_CAP_SUPPORTED_IRS:
+ return (1 << PIPE_SHADER_IR_NIR) | (1 << PIPE_SHADER_IR_TGSI);
+
+ case PIPE_SHADER_CAP_INTEGERS:
+ /* mesa/st requires that this cap is the same across stages, and the FS
+ * can't do ints.
+ */
+ return 0;
- case PIPE_SHADER_CAP_INT16:
- return 0;
+ case PIPE_SHADER_CAP_INT16:
+ return 0;
- case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
- /* While draw could normally handle this for the VS, the NIR lowering
- * to regs can't handle our non-native-integers, so we have to lower to
- * if ladders.
- */
- return 0;
+ case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
+ /* While draw could normally handle this for the VS, the NIR lowering
+ * to regs can't handle our non-native-integers, so we have to lower to
+ * if ladders.
+ */
+ return 0;
- default:
- break;
+ default:
+ break;
}
- switch(shader) {
+ switch (shader) {
case PIPE_SHADER_VERTEX:
switch (cap) {
case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
return 0;
- default:
+ default:
return draw_get_shader_param(shader, cap);
}
case PIPE_SHADER_FRAGMENT:
/* XXX: some of these are just shader model 2.0 values, fix this! */
- switch(cap) {
+ switch (cap) {
case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
return I915_MAX_ALU_INSN + I915_MAX_TEX_INSN;
case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
default:
return 0;
}
-
}
static int
* assume that there's some fragmentation, and we start doing extra
* flushing, etc. That's the big cliff apps will care about.
*/
- const int gpu_mappable_megabytes = is->iws->aperture_size(is->iws) * 3 / 4;
+ const int gpu_mappable_megabytes =
+ is->iws->aperture_size(is->iws) * 3 / 4;
uint64_t system_memory;
if (!os_get_total_physical_memory(&system_memory))
static float
i915_get_paramf(struct pipe_screen *screen, enum pipe_capf cap)
{
- switch(cap) {
+ switch (cap) {
case PIPE_CAPF_MAX_LINE_WIDTH:
FALLTHROUGH;
case PIPE_CAPF_MAX_LINE_WIDTH_AA:
}
bool
-i915_is_format_supported(struct pipe_screen *screen,
- enum pipe_format format,
- enum pipe_texture_target target,
- unsigned sample_count,
- unsigned storage_sample_count,
- unsigned tex_usage)
+i915_is_format_supported(struct pipe_screen *screen, enum pipe_format format,
+ enum pipe_texture_target target, unsigned sample_count,
+ unsigned storage_sample_count, unsigned tex_usage)
{
static const enum pipe_format tex_supported[] = {
- PIPE_FORMAT_B8G8R8A8_UNORM,
- PIPE_FORMAT_B8G8R8A8_SRGB,
- PIPE_FORMAT_B8G8R8X8_UNORM,
- PIPE_FORMAT_R8G8B8A8_UNORM,
- PIPE_FORMAT_R8G8B8X8_UNORM,
- PIPE_FORMAT_B4G4R4A4_UNORM,
- PIPE_FORMAT_B5G6R5_UNORM,
- PIPE_FORMAT_B5G5R5A1_UNORM,
- PIPE_FORMAT_B10G10R10A2_UNORM,
- PIPE_FORMAT_L8_UNORM,
- PIPE_FORMAT_A8_UNORM,
- PIPE_FORMAT_I8_UNORM,
- PIPE_FORMAT_L8A8_UNORM,
- PIPE_FORMAT_UYVY,
+ PIPE_FORMAT_B8G8R8A8_UNORM, PIPE_FORMAT_B8G8R8A8_SRGB,
+ PIPE_FORMAT_B8G8R8X8_UNORM, PIPE_FORMAT_R8G8B8A8_UNORM,
+ PIPE_FORMAT_R8G8B8X8_UNORM, PIPE_FORMAT_B4G4R4A4_UNORM,
+ PIPE_FORMAT_B5G6R5_UNORM, PIPE_FORMAT_B5G5R5A1_UNORM,
+ PIPE_FORMAT_B10G10R10A2_UNORM, PIPE_FORMAT_L8_UNORM, PIPE_FORMAT_A8_UNORM,
+ PIPE_FORMAT_I8_UNORM, PIPE_FORMAT_L8A8_UNORM, PIPE_FORMAT_UYVY,
PIPE_FORMAT_YUYV,
/* XXX why not?
PIPE_FORMAT_Z16_UNORM, */
- PIPE_FORMAT_DXT1_RGB,
- PIPE_FORMAT_DXT1_RGBA,
- PIPE_FORMAT_DXT3_RGBA,
- PIPE_FORMAT_DXT5_RGBA,
- PIPE_FORMAT_Z24X8_UNORM,
- PIPE_FORMAT_Z24_UNORM_S8_UINT,
- PIPE_FORMAT_NONE /* list terminator */
+ PIPE_FORMAT_DXT1_RGB, PIPE_FORMAT_DXT1_RGBA, PIPE_FORMAT_DXT3_RGBA,
+ PIPE_FORMAT_DXT5_RGBA, PIPE_FORMAT_Z24X8_UNORM,
+ PIPE_FORMAT_Z24_UNORM_S8_UINT, PIPE_FORMAT_NONE /* list terminator */
};
static const enum pipe_format render_supported[] = {
- PIPE_FORMAT_B8G8R8A8_UNORM,
- PIPE_FORMAT_B8G8R8X8_UNORM,
- PIPE_FORMAT_R8G8B8A8_UNORM,
- PIPE_FORMAT_R8G8B8X8_UNORM,
- PIPE_FORMAT_B5G6R5_UNORM,
- PIPE_FORMAT_B5G5R5A1_UNORM,
- PIPE_FORMAT_B4G4R4A4_UNORM,
- PIPE_FORMAT_B10G10R10A2_UNORM,
- PIPE_FORMAT_L8_UNORM,
- PIPE_FORMAT_A8_UNORM,
- PIPE_FORMAT_I8_UNORM,
- PIPE_FORMAT_NONE /* list terminator */
+ PIPE_FORMAT_B8G8R8A8_UNORM, PIPE_FORMAT_B8G8R8X8_UNORM,
+ PIPE_FORMAT_R8G8B8A8_UNORM, PIPE_FORMAT_R8G8B8X8_UNORM,
+ PIPE_FORMAT_B5G6R5_UNORM, PIPE_FORMAT_B5G5R5A1_UNORM,
+ PIPE_FORMAT_B4G4R4A4_UNORM, PIPE_FORMAT_B10G10R10A2_UNORM,
+ PIPE_FORMAT_L8_UNORM, PIPE_FORMAT_A8_UNORM,
+ PIPE_FORMAT_I8_UNORM, PIPE_FORMAT_NONE /* list terminator */
};
static const enum pipe_format depth_supported[] = {
/* XXX why not?
PIPE_FORMAT_Z16_UNORM, */
- PIPE_FORMAT_Z24X8_UNORM,
- PIPE_FORMAT_Z24_UNORM_S8_UINT,
- PIPE_FORMAT_NONE /* list terminator */
+ PIPE_FORMAT_Z24X8_UNORM, PIPE_FORMAT_Z24_UNORM_S8_UINT,
+ PIPE_FORMAT_NONE /* list terminator */
};
const enum pipe_format *list;
uint i;
if (MAX2(1, sample_count) != MAX2(1, storage_sample_count))
return false;
- if(tex_usage & PIPE_BIND_DEPTH_STENCIL)
+ if (tex_usage & PIPE_BIND_DEPTH_STENCIL)
list = depth_supported;
else if (tex_usage & PIPE_BIND_RENDER_TARGET)
list = render_supported;
return false;
}
-
/*
* Fence functions
*/
-
static void
-i915_fence_reference(struct pipe_screen *screen,
- struct pipe_fence_handle **ptr,
+i915_fence_reference(struct pipe_screen *screen, struct pipe_fence_handle **ptr,
struct pipe_fence_handle *fence)
{
struct i915_screen *is = i915_screen(screen);
}
static bool
-i915_fence_finish(struct pipe_screen *screen,
- struct pipe_context *ctx,
- struct pipe_fence_handle *fence,
- uint64_t timeout)
+i915_fence_finish(struct pipe_screen *screen, struct pipe_context *ctx,
+ struct pipe_fence_handle *fence, uint64_t timeout)
{
struct i915_screen *is = i915_screen(screen);
return is->iws->fence_finish(is->iws, fence) == 1;
}
-
/*
* Generic functions
*/
-
static void
-i915_flush_frontbuffer(struct pipe_screen *screen,
- struct pipe_context *pipe,
- struct pipe_resource *resource,
- unsigned level, unsigned layer,
- void *winsys_drawable_handle,
+i915_flush_frontbuffer(struct pipe_screen *screen, struct pipe_context *pipe,
+ struct pipe_resource *resource, unsigned level,
+ unsigned layer, void *winsys_drawable_handle,
struct pipe_box *sub_box)
{
/* XXX: Dummy right now. */
break;
default:
- debug_printf("%s: unknown pci id 0x%x, cannot create screen\n",
+ debug_printf("%s: unknown pci id 0x%x, cannot create screen\n",
__FUNCTION__, iws->pci_id);
FREE(is);
return NULL;
/**************************************************************************
- *
+ *
* Copyright 2008 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_SCREEN_H
#define I915_SCREEN_H
-#include "pipe/p_state.h"
#include "pipe/p_screen.h"
-
+#include "pipe/p_state.h"
struct i915_winsys;
-
/**
* Subclass of pipe_screen
*/
-struct i915_screen
-{
+struct i915_screen {
struct pipe_screen base;
struct i915_winsys *iws;
} debug;
};
-
/*
* Cast wrappers
*/
-
static inline struct i915_screen *
i915_screen(struct pipe_screen *pscreen)
{
- return (struct i915_screen *) pscreen;
+ return (struct i915_screen *)pscreen;
}
bool
-i915_is_format_supported(struct pipe_screen *screen,
- enum pipe_format format,
- enum pipe_texture_target target,
- unsigned sample_count,
- unsigned storage_sample_count,
- unsigned tex_usage);
+i915_is_format_supported(struct pipe_screen *screen, enum pipe_format format,
+ enum pipe_texture_target target, unsigned sample_count,
+ unsigned storage_sample_count, unsigned tex_usage);
#endif /* I915_SCREEN_H */
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Authors: Keith Whitwell <keithw@vmware.com>
*/
-
#include "draw/draw_context.h"
-#include "nir.h"
#include "nir/nir_to_tgsi.h"
+#include "tgsi/tgsi_parse.h"
#include "util/u_helpers.h"
#include "util/u_inlines.h"
#include "util/u_math.h"
#include "util/u_memory.h"
#include "util/u_transfer.h"
-#include "tgsi/tgsi_parse.h"
+#include "nir.h"
#include "i915_context.h"
-#include "i915_reg.h"
-#include "i915_state_inlines.h"
#include "i915_fpc.h"
+#include "i915_reg.h"
#include "i915_resource.h"
#include "i915_state.h"
+#include "i915_state_inlines.h"
/* The i915 (and related graphics cores) do not support GL_CLAMP. The
* Intel drivers for "other operating systems" implement GL_CLAMP as
case PIPE_TEX_WRAP_REPEAT:
return TEXCOORDMODE_WRAP;
case PIPE_TEX_WRAP_CLAMP:
- return TEXCOORDMODE_CLAMP_EDGE; /* not quite correct */
+ return TEXCOORDMODE_CLAMP_EDGE; /* not quite correct */
case PIPE_TEX_WRAP_CLAMP_TO_EDGE:
return TEXCOORDMODE_CLAMP_EDGE;
case PIPE_TEX_WRAP_CLAMP_TO_BORDER:
}
}
-static unsigned translate_img_filter( unsigned filter )
+static unsigned
+translate_img_filter(unsigned filter)
{
switch (filter) {
case PIPE_TEX_FILTER_NEAREST:
}
}
-static unsigned translate_mip_filter( unsigned filter )
+static unsigned
+translate_mip_filter(unsigned filter)
{
switch (filter) {
case PIPE_TEX_MIPFILTER_NONE:
i915_create_blend_state(struct pipe_context *pipe,
const struct pipe_blend_state *blend)
{
- struct i915_blend_state *cso_data = CALLOC_STRUCT( i915_blend_state );
+ struct i915_blend_state *cso_data = CALLOC_STRUCT(i915_blend_state);
{
- unsigned eqRGB = blend->rt[0].rgb_func;
+ unsigned eqRGB = blend->rt[0].rgb_func;
unsigned srcRGB = blend->rt[0].rgb_src_factor;
unsigned dstRGB = blend->rt[0].rgb_dst_factor;
- unsigned eqA = blend->rt[0].alpha_func;
- unsigned srcA = blend->rt[0].alpha_src_factor;
- unsigned dstA = blend->rt[0].alpha_dst_factor;
+ unsigned eqA = blend->rt[0].alpha_func;
+ unsigned srcA = blend->rt[0].alpha_src_factor;
+ unsigned dstA = blend->rt[0].alpha_dst_factor;
/* Special handling for MIN/MAX filter modes handled at
* frontend level.
*/
- if (srcA != srcRGB ||
- dstA != dstRGB ||
- eqA != eqRGB) {
+ if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
cso_data->iab = (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD |
- IAB_MODIFY_ENABLE |
- IAB_ENABLE |
- IAB_MODIFY_FUNC |
- IAB_MODIFY_SRC_FACTOR |
- IAB_MODIFY_DST_FACTOR |
+ IAB_MODIFY_ENABLE | IAB_ENABLE | IAB_MODIFY_FUNC |
+ IAB_MODIFY_SRC_FACTOR | IAB_MODIFY_DST_FACTOR |
SRC_ABLND_FACT(i915_translate_blend_factor(srcA)) |
DST_ABLND_FACT(i915_translate_blend_factor(dstA)) |
(i915_translate_blend_func(eqA) << IAB_FUNC_SHIFT));
- }
- else {
- cso_data->iab = (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD |
- IAB_MODIFY_ENABLE |
- 0);
+ } else {
+ cso_data->iab =
+ (_3DSTATE_INDEPENDENT_ALPHA_BLEND_CMD | IAB_MODIFY_ENABLE | 0);
}
}
- cso_data->modes4 |= (_3DSTATE_MODES_4_CMD |
- ENABLE_LOGIC_OP_FUNC |
- LOGIC_OP_FUNC(i915_translate_logic_op(blend->logicop_func)));
+ cso_data->modes4 |=
+ (_3DSTATE_MODES_4_CMD | ENABLE_LOGIC_OP_FUNC |
+ LOGIC_OP_FUNC(i915_translate_logic_op(blend->logicop_func)));
if (blend->logicop_enable)
cso_data->LIS5 |= S5_LOGICOP_ENABLE;
if (blend->rt[0].blend_enable) {
unsigned funcRGB = blend->rt[0].rgb_func;
- unsigned srcRGB = blend->rt[0].rgb_src_factor;
- unsigned dstRGB = blend->rt[0].rgb_dst_factor;
+ unsigned srcRGB = blend->rt[0].rgb_src_factor;
+ unsigned dstRGB = blend->rt[0].rgb_dst_factor;
- cso_data->LIS6 |= (S6_CBUF_BLEND_ENABLE |
- SRC_BLND_FACT(i915_translate_blend_factor(srcRGB)) |
- DST_BLND_FACT(i915_translate_blend_factor(dstRGB)) |
- (i915_translate_blend_func(funcRGB) << S6_CBUF_BLEND_FUNC_SHIFT));
+ cso_data->LIS6 |=
+ (S6_CBUF_BLEND_ENABLE |
+ SRC_BLND_FACT(i915_translate_blend_factor(srcRGB)) |
+ DST_BLND_FACT(i915_translate_blend_factor(dstRGB)) |
+ (i915_translate_blend_func(funcRGB) << S6_CBUF_BLEND_FUNC_SHIFT));
}
- cso_data->LIS6_alpha_in_g =
- i915_remap_lis6_blend_dst_alpha(cso_data->LIS6, BLENDFACT_DST_COLR, BLENDFACT_INV_DST_COLR);
- cso_data->LIS6_alpha_is_x =
- i915_remap_lis6_blend_dst_alpha(cso_data->LIS6, BLENDFACT_ONE, BLENDFACT_ZERO);
+ cso_data->LIS6_alpha_in_g = i915_remap_lis6_blend_dst_alpha(
+ cso_data->LIS6, BLENDFACT_DST_COLR, BLENDFACT_INV_DST_COLR);
+ cso_data->LIS6_alpha_is_x = i915_remap_lis6_blend_dst_alpha(
+ cso_data->LIS6, BLENDFACT_ONE, BLENDFACT_ZERO);
- cso_data->iab_alpha_in_g =
- i915_remap_iab_blend_dst_alpha(cso_data->iab, BLENDFACT_DST_COLR, BLENDFACT_INV_DST_COLR);
- cso_data->iab_alpha_is_x =
- i915_remap_iab_blend_dst_alpha(cso_data->iab, BLENDFACT_ONE, BLENDFACT_ZERO);
+ cso_data->iab_alpha_in_g = i915_remap_iab_blend_dst_alpha(
+ cso_data->iab, BLENDFACT_DST_COLR, BLENDFACT_INV_DST_COLR);
+ cso_data->iab_alpha_is_x = i915_remap_iab_blend_dst_alpha(
+ cso_data->iab, BLENDFACT_ONE, BLENDFACT_ZERO);
return cso_data;
}
-static void i915_bind_blend_state(struct pipe_context *pipe,
- void *blend)
+static void
+i915_bind_blend_state(struct pipe_context *pipe, void *blend)
{
struct i915_context *i915 = i915_context(pipe);
if (i915->blend == blend)
return;
- i915->blend = (struct i915_blend_state*)blend;
+ i915->blend = (struct i915_blend_state *)blend;
i915->dirty |= I915_NEW_BLEND;
}
-
-static void i915_delete_blend_state(struct pipe_context *pipe, void *blend)
+static void
+i915_delete_blend_state(struct pipe_context *pipe, void *blend)
{
FREE(blend);
}
-static void i915_set_blend_color( struct pipe_context *pipe,
- const struct pipe_blend_color *blend_color )
+static void
+i915_set_blend_color(struct pipe_context *pipe,
+ const struct pipe_blend_color *blend_color)
{
struct i915_context *i915 = i915_context(pipe);
i915->dirty |= I915_NEW_BLEND;
}
-static void i915_set_stencil_ref( struct pipe_context *pipe,
- const struct pipe_stencil_ref stencil_ref )
+static void
+i915_set_stencil_ref(struct pipe_context *pipe,
+ const struct pipe_stencil_ref stencil_ref)
{
struct i915_context *i915 = i915_context(pipe);
i915_create_sampler_state(struct pipe_context *pipe,
const struct pipe_sampler_state *sampler)
{
- struct i915_sampler_state *cso = CALLOC_STRUCT( i915_sampler_state );
+ struct i915_sampler_state *cso = CALLOC_STRUCT(i915_sampler_state);
const unsigned ws = sampler->wrap_s;
const unsigned wt = sampler->wrap_t;
const unsigned wr = sampler->wrap_r;
cso->templ = *sampler;
mipFilt = translate_mip_filter(sampler->min_mip_filter);
- minFilt = translate_img_filter( sampler->min_img_filter );
- magFilt = translate_img_filter( sampler->mag_img_filter );
+ minFilt = translate_img_filter(sampler->min_img_filter);
+ magFilt = translate_img_filter(sampler->mag_img_filter);
if (sampler->max_anisotropy > 1)
minFilt = magFilt = FILTER_ANISOTROPIC;
}
{
- int b = (int) (sampler->lod_bias * 16.0);
+ int b = (int)(sampler->lod_bias * 16.0);
b = CLAMP(b, -256, 255);
cso->state[0] |= ((b << SS2_LOD_BIAS_SHIFT) & SS2_LOD_BIAS_MASK);
}
/* Shadow:
*/
- if (sampler->compare_mode == PIPE_TEX_COMPARE_R_TO_TEXTURE)
- {
- cso->state[0] |= (SS2_SHADOW_ENABLE |
- i915_translate_shadow_compare_func(sampler->compare_func));
+ if (sampler->compare_mode == PIPE_TEX_COMPARE_R_TO_TEXTURE) {
+ cso->state[0] |= (SS2_SHADOW_ENABLE | i915_translate_shadow_compare_func(
+ sampler->compare_func));
minFilt = FILTER_4X4_FLAT;
magFilt = FILTER_4X4_FLAT;
}
- cso->state[0] |= ((minFilt << SS2_MIN_FILTER_SHIFT) |
- (mipFilt << SS2_MIP_FILTER_SHIFT) |
- (magFilt << SS2_MAG_FILTER_SHIFT));
+ cso->state[0] |=
+ ((minFilt << SS2_MIN_FILTER_SHIFT) | (mipFilt << SS2_MIP_FILTER_SHIFT) |
+ (magFilt << SS2_MAG_FILTER_SHIFT));
- cso->state[1] |=
- ((translate_wrap_mode(ws) << SS3_TCX_ADDR_MODE_SHIFT) |
- (translate_wrap_mode(wt) << SS3_TCY_ADDR_MODE_SHIFT) |
- (translate_wrap_mode(wr) << SS3_TCZ_ADDR_MODE_SHIFT));
+ cso->state[1] |= ((translate_wrap_mode(ws) << SS3_TCX_ADDR_MODE_SHIFT) |
+ (translate_wrap_mode(wt) << SS3_TCY_ADDR_MODE_SHIFT) |
+ (translate_wrap_mode(wr) << SS3_TCZ_ADDR_MODE_SHIFT));
if (sampler->normalized_coords)
cso->state[1] |= SS3_NORMALIZED_COORDS;
{
- int minlod = (int) (16.0 * sampler->min_lod);
- int maxlod = (int) (16.0 * sampler->max_lod);
+ int minlod = (int)(16.0 * sampler->min_lod);
+ int maxlod = (int)(16.0 * sampler->max_lod);
minlod = CLAMP(minlod, 0, 16 * 11);
maxlod = CLAMP(maxlod, 0, 16 * 11);
static void
i915_bind_sampler_states(struct pipe_context *pipe,
- enum pipe_shader_type shader,
- unsigned start, unsigned num,
- void **samplers)
+ enum pipe_shader_type shader, unsigned start,
+ unsigned num, void **samplers)
{
if (shader != PIPE_SHADER_FRAGMENT) {
assert(num == 0);
/* Check for no-op */
if (num == i915->num_samplers &&
- !memcmp(i915->fragment_sampler + start, samplers,
- num * sizeof(void *)))
+ !memcmp(i915->fragment_sampler + start, samplers, num * sizeof(void *)))
return;
for (i = 0; i < num; ++i)
i915->dirty |= I915_NEW_SAMPLER;
}
-
-static void i915_delete_sampler_state(struct pipe_context *pipe,
- void *sampler)
+static void
+i915_delete_sampler_state(struct pipe_context *pipe, void *sampler)
{
FREE(sampler);
}
-
/** XXX move someday? Or consolidate all these simple state setters
* into one file.
*/
static void *
-i915_create_depth_stencil_state(struct pipe_context *pipe,
- const struct pipe_depth_stencil_alpha_state *depth_stencil)
+i915_create_depth_stencil_state(
+ struct pipe_context *pipe,
+ const struct pipe_depth_stencil_alpha_state *depth_stencil)
{
- struct i915_depth_stencil_state *cso = CALLOC_STRUCT( i915_depth_stencil_state );
+ struct i915_depth_stencil_state *cso =
+ CALLOC_STRUCT(i915_depth_stencil_state);
{
int testmask = depth_stencil->stencil[0].valuemask & 0xff;
int writemask = depth_stencil->stencil[0].writemask & 0xff;
- cso->stencil_modes4 |= (_3DSTATE_MODES_4_CMD |
- ENABLE_STENCIL_TEST_MASK |
- STENCIL_TEST_MASK(testmask) |
- ENABLE_STENCIL_WRITE_MASK |
- STENCIL_WRITE_MASK(writemask));
+ cso->stencil_modes4 |=
+ (_3DSTATE_MODES_4_CMD | ENABLE_STENCIL_TEST_MASK |
+ STENCIL_TEST_MASK(testmask) | ENABLE_STENCIL_WRITE_MASK |
+ STENCIL_WRITE_MASK(writemask));
}
if (depth_stencil->stencil[0].enabled) {
int test = i915_translate_compare_func(depth_stencil->stencil[0].func);
- int fop = i915_translate_stencil_op(depth_stencil->stencil[0].fail_op);
+ int fop = i915_translate_stencil_op(depth_stencil->stencil[0].fail_op);
int dfop = i915_translate_stencil_op(depth_stencil->stencil[0].zfail_op);
int dpop = i915_translate_stencil_op(depth_stencil->stencil[0].zpass_op);
- cso->stencil_LIS5 |= (S5_STENCIL_TEST_ENABLE |
- S5_STENCIL_WRITE_ENABLE |
+ cso->stencil_LIS5 |= (S5_STENCIL_TEST_ENABLE | S5_STENCIL_WRITE_ENABLE |
(test << S5_STENCIL_TEST_FUNC_SHIFT) |
- (fop << S5_STENCIL_FAIL_SHIFT) |
+ (fop << S5_STENCIL_FAIL_SHIFT) |
(dfop << S5_STENCIL_PASS_Z_FAIL_SHIFT) |
(dpop << S5_STENCIL_PASS_Z_PASS_SHIFT));
}
if (depth_stencil->stencil[1].enabled) {
- int test = i915_translate_compare_func(depth_stencil->stencil[1].func);
- int fop = i915_translate_stencil_op(depth_stencil->stencil[1].fail_op);
- int dfop = i915_translate_stencil_op(depth_stencil->stencil[1].zfail_op);
- int dpop = i915_translate_stencil_op(depth_stencil->stencil[1].zpass_op);
+ int test = i915_translate_compare_func(depth_stencil->stencil[1].func);
+ int fop = i915_translate_stencil_op(depth_stencil->stencil[1].fail_op);
+ int dfop = i915_translate_stencil_op(depth_stencil->stencil[1].zfail_op);
+ int dpop = i915_translate_stencil_op(depth_stencil->stencil[1].zpass_op);
int tmask = depth_stencil->stencil[1].valuemask & 0xff;
int wmask = depth_stencil->stencil[1].writemask & 0xff;
- cso->bfo[0] = (_3DSTATE_BACKFACE_STENCIL_OPS |
- BFO_ENABLE_STENCIL_FUNCS |
- BFO_ENABLE_STENCIL_TWO_SIDE |
- BFO_ENABLE_STENCIL_REF |
- BFO_STENCIL_TWO_SIDE |
- (test << BFO_STENCIL_TEST_SHIFT) |
- (fop << BFO_STENCIL_FAIL_SHIFT) |
+ cso->bfo[0] = (_3DSTATE_BACKFACE_STENCIL_OPS | BFO_ENABLE_STENCIL_FUNCS |
+ BFO_ENABLE_STENCIL_TWO_SIDE | BFO_ENABLE_STENCIL_REF |
+ BFO_STENCIL_TWO_SIDE | (test << BFO_STENCIL_TEST_SHIFT) |
+ (fop << BFO_STENCIL_FAIL_SHIFT) |
(dfop << BFO_STENCIL_PASS_Z_FAIL_SHIFT) |
(dpop << BFO_STENCIL_PASS_Z_PASS_SHIFT));
- cso->bfo[1] = (_3DSTATE_BACKFACE_STENCIL_MASKS |
- BFM_ENABLE_STENCIL_TEST_MASK |
- BFM_ENABLE_STENCIL_WRITE_MASK |
- (tmask << BFM_STENCIL_TEST_MASK_SHIFT) |
- (wmask << BFM_STENCIL_WRITE_MASK_SHIFT));
- }
- else {
+ cso->bfo[1] =
+ (_3DSTATE_BACKFACE_STENCIL_MASKS | BFM_ENABLE_STENCIL_TEST_MASK |
+ BFM_ENABLE_STENCIL_WRITE_MASK |
+ (tmask << BFM_STENCIL_TEST_MASK_SHIFT) |
+ (wmask << BFM_STENCIL_WRITE_MASK_SHIFT));
+ } else {
/* This actually disables two-side stencil: The bit set is a
* modify-enable bit to indicate we are changing the two-side
* setting. Then there is a symbolic zero to show that we are
* setting the flag to zero/off.
*/
- cso->bfo[0] = (_3DSTATE_BACKFACE_STENCIL_OPS |
- BFO_ENABLE_STENCIL_TWO_SIDE |
- 0);
+ cso->bfo[0] =
+ (_3DSTATE_BACKFACE_STENCIL_OPS | BFO_ENABLE_STENCIL_TWO_SIDE | 0);
cso->bfo[1] = 0;
}
if (depth_stencil->depth_enabled) {
int func = i915_translate_compare_func(depth_stencil->depth_func);
- cso->depth_LIS6 |= (S6_DEPTH_TEST_ENABLE |
- (func << S6_DEPTH_TEST_FUNC_SHIFT));
+ cso->depth_LIS6 |=
+ (S6_DEPTH_TEST_ENABLE | (func << S6_DEPTH_TEST_FUNC_SHIFT));
if (depth_stencil->depth_writemask)
cso->depth_LIS6 |= S6_DEPTH_WRITE_ENABLE;
int test = i915_translate_compare_func(depth_stencil->alpha_func);
ubyte refByte = float_to_ubyte(depth_stencil->alpha_ref_value);
- cso->depth_LIS6 |= (S6_ALPHA_TEST_ENABLE |
- (test << S6_ALPHA_TEST_FUNC_SHIFT) |
- (((unsigned) refByte) << S6_ALPHA_REF_SHIFT));
+ cso->depth_LIS6 |=
+ (S6_ALPHA_TEST_ENABLE | (test << S6_ALPHA_TEST_FUNC_SHIFT) |
+ (((unsigned)refByte) << S6_ALPHA_REF_SHIFT));
}
return cso;
}
-static void i915_bind_depth_stencil_state(struct pipe_context *pipe,
- void *depth_stencil)
+static void
+i915_bind_depth_stencil_state(struct pipe_context *pipe, void *depth_stencil)
{
struct i915_context *i915 = i915_context(pipe);
i915->dirty |= I915_NEW_DEPTH_STENCIL;
}
-static void i915_delete_depth_stencil_state(struct pipe_context *pipe,
- void *depth_stencil)
+static void
+i915_delete_depth_stencil_state(struct pipe_context *pipe, void *depth_stencil)
{
FREE(depth_stencil);
}
-
-static void i915_set_scissor_states( struct pipe_context *pipe,
- unsigned start_slot,
- unsigned num_scissors,
- const struct pipe_scissor_state *scissor )
+static void
+i915_set_scissor_states(struct pipe_context *pipe, unsigned start_slot,
+ unsigned num_scissors,
+ const struct pipe_scissor_state *scissor)
{
struct i915_context *i915 = i915_context(pipe);
- memcpy( &i915->scissor, scissor, sizeof(*scissor) );
+ memcpy(&i915->scissor, scissor, sizeof(*scissor));
i915->dirty |= I915_NEW_SCISSOR;
}
-
-static void i915_set_polygon_stipple( struct pipe_context *pipe,
- const struct pipe_poly_stipple *stipple )
+static void
+i915_set_polygon_stipple(struct pipe_context *pipe,
+ const struct pipe_poly_stipple *stipple)
{
}
-
-
static void *
i915_create_fs_state(struct pipe_context *pipe,
const struct pipe_shader_state *templ)
if (i915->fs == shader)
return;
- i915->fs = (struct i915_fragment_shader*) shader;
+ i915->fs = (struct i915_fragment_shader *)shader;
- draw_bind_fragment_shader(i915->draw, (i915->fs ? i915->fs->draw_data : NULL));
+ draw_bind_fragment_shader(i915->draw,
+ (i915->fs ? i915->fs->draw_data : NULL));
i915->dirty |= I915_NEW_FS;
}
-static
-void i915_delete_fs_state(struct pipe_context *pipe, void *shader)
+static void
+i915_delete_fs_state(struct pipe_context *pipe, void *shader)
{
- struct i915_fragment_shader *ifs = (struct i915_fragment_shader *) shader;
+ struct i915_fragment_shader *ifs = (struct i915_fragment_shader *)shader;
FREE(ifs->decl);
ifs->decl = NULL;
FREE(ifs);
}
-
static void *
i915_create_vs_state(struct pipe_context *pipe,
const struct pipe_shader_state *templ)
return draw_create_vertex_shader(i915->draw, templ);
}
-static void i915_bind_vs_state(struct pipe_context *pipe, void *shader)
+static void
+i915_bind_vs_state(struct pipe_context *pipe, void *shader)
{
struct i915_context *i915 = i915_context(pipe);
i915->vs = shader;
/* just pass-through to draw module */
- draw_bind_vertex_shader(i915->draw, (struct draw_vertex_shader *) shader);
+ draw_bind_vertex_shader(i915->draw, (struct draw_vertex_shader *)shader);
i915->dirty |= I915_NEW_VS;
}
-static void i915_delete_vs_state(struct pipe_context *pipe, void *shader)
+static void
+i915_delete_vs_state(struct pipe_context *pipe, void *shader)
{
struct i915_context *i915 = i915_context(pipe);
/* just pass-through to draw module */
- draw_delete_vertex_shader(i915->draw, (struct draw_vertex_shader *) shader);
+ draw_delete_vertex_shader(i915->draw, (struct draw_vertex_shader *)shader);
}
-static void i915_set_constant_buffer(struct pipe_context *pipe,
- enum pipe_shader_type shader, uint index,
- bool take_ownership,
- const struct pipe_constant_buffer *cb)
+static void
+i915_set_constant_buffer(struct pipe_context *pipe,
+ enum pipe_shader_type shader, uint index,
+ bool take_ownership,
+ const struct pipe_constant_buffer *cb)
{
struct i915_context *i915 = i915_context(pipe);
struct pipe_resource *buf = cb ? cb->buffer : NULL;
return;
if (cb && cb->user_buffer) {
- buf = i915_user_buffer_create(pipe->screen, (void *) cb->user_buffer,
- cb->buffer_size,
- PIPE_BIND_CONSTANT_BUFFER);
+ buf = i915_user_buffer_create(pipe->screen, (void *)cb->user_buffer,
+ cb->buffer_size, PIPE_BIND_CONSTANT_BUFFER);
}
/* if we have a new buffer compare it with the old one */
i915->current.num_user_constants[shader] = new_num;
if (diff)
- i915->dirty |= shader == PIPE_SHADER_VERTEX ? I915_NEW_VS_CONSTANTS : I915_NEW_FS_CONSTANTS;
+ i915->dirty |= shader == PIPE_SHADER_VERTEX ? I915_NEW_VS_CONSTANTS
+ : I915_NEW_FS_CONSTANTS;
if (cb && cb->user_buffer) {
pipe_resource_reference(&buf, NULL);
}
}
-
static void
i915_set_sampler_views(struct pipe_context *pipe, enum pipe_shader_type shader,
- unsigned start, unsigned num, unsigned unbind_num_trailing_slots,
+ unsigned start, unsigned num,
+ unsigned unbind_num_trailing_slots,
struct pipe_sampler_view **views)
{
if (shader != PIPE_SHADER_FRAGMENT) {
/* Check for no-op */
if (views && num == i915->num_fragment_sampler_views &&
- !memcmp(i915->fragment_sampler_views, views, num * sizeof(struct pipe_sampler_view *)))
+ !memcmp(i915->fragment_sampler_views, views,
+ num * sizeof(struct pipe_sampler_view *)))
return;
for (i = 0; i < num; i++) {
i915->dirty |= I915_NEW_SAMPLER_VIEW;
}
-
struct pipe_sampler_view *
i915_create_sampler_view_custom(struct pipe_context *pipe,
struct pipe_resource *texture,
const struct pipe_sampler_view *templ,
- unsigned width0,
- unsigned height0)
+ unsigned width0, unsigned height0)
{
struct pipe_sampler_view *view = CALLOC_STRUCT(pipe_sampler_view);
return view;
}
-
static void
i915_sampler_view_destroy(struct pipe_context *pipe,
struct pipe_sampler_view *view)
FREE(view);
}
-
-static void i915_set_framebuffer_state(struct pipe_context *pipe,
- const struct pipe_framebuffer_state *fb)
+static void
+i915_set_framebuffer_state(struct pipe_context *pipe,
+ const struct pipe_framebuffer_state *fb)
{
struct i915_context *i915 = i915_context(pipe);
struct i915_surface *surf = i915_surface(i915->framebuffer.cbufs[0]);
if (i915->current.fixup_swizzle != surf->oc_swizzle) {
i915->current.fixup_swizzle = surf->oc_swizzle;
- memcpy(i915->current.color_swizzle, surf->color_swizzle, sizeof(surf->color_swizzle));
+ memcpy(i915->current.color_swizzle, surf->color_swizzle,
+ sizeof(surf->color_swizzle));
i915->dirty |= I915_NEW_COLOR_SWIZZLE;
}
} else {
- pipe_surface_reference(&i915->framebuffer.cbufs[0], NULL);
+ pipe_surface_reference(&i915->framebuffer.cbufs[0], NULL);
}
pipe_surface_reference(&i915->framebuffer.zsbuf, fb->zsbuf);
i915->dirty |= I915_NEW_FRAMEBUFFER;
}
-
-
-static void i915_set_clip_state( struct pipe_context *pipe,
- const struct pipe_clip_state *clip )
+static void
+i915_set_clip_state(struct pipe_context *pipe,
+ const struct pipe_clip_state *clip)
{
struct i915_context *i915 = i915_context(pipe);
i915->dirty |= I915_NEW_CLIP;
}
-
-
/* Called when gallium frontends notice changes to the viewport
* matrix:
*/
-static void i915_set_viewport_states( struct pipe_context *pipe,
- unsigned start_slot,
- unsigned num_viewports,
- const struct pipe_viewport_state *viewport )
+static void
+i915_set_viewport_states(struct pipe_context *pipe, unsigned start_slot,
+ unsigned num_viewports,
+ const struct pipe_viewport_state *viewport)
{
struct i915_context *i915 = i915_context(pipe);
i915->dirty |= I915_NEW_VIEWPORT;
}
-
static void *
i915_create_rasterizer_state(struct pipe_context *pipe,
const struct pipe_rasterizer_state *rasterizer)
{
- struct i915_rasterizer_state *cso = CALLOC_STRUCT( i915_rasterizer_state );
+ struct i915_rasterizer_state *cso = CALLOC_STRUCT(i915_rasterizer_state);
cso->templ = *rasterizer;
cso->light_twoside = rasterizer->light_twoside;
case PIPE_FACE_FRONT:
if (rasterizer->front_ccw)
cso->LIS4 |= S4_CULLMODE_CCW;
- else
+ else
cso->LIS4 |= S4_CULLMODE_CW;
break;
case PIPE_FACE_BACK:
if (rasterizer->front_ccw)
cso->LIS4 |= S4_CULLMODE_CW;
- else
+ else
cso->LIS4 |= S4_CULLMODE_CCW;
break;
case PIPE_FACE_FRONT_AND_BACK:
cso->LIS4 |= line_width << S4_LINE_WIDTH_SHIFT;
if (rasterizer->line_smooth)
- cso->LIS4 |= S4_LINE_ANTIALIAS_ENABLE;
+ cso->LIS4 |= S4_LINE_ANTIALIAS_ENABLE;
}
{
- int point_size = CLAMP((int) rasterizer->point_size, 1, 0xff);
+ int point_size = CLAMP((int)rasterizer->point_size, 1, 0xff);
cso->LIS4 |= point_size << S4_POINT_WIDTH_SHIFT;
}
if (rasterizer->flatshade) {
- cso->LIS4 |= (S4_FLATSHADE_ALPHA |
- S4_FLATSHADE_COLOR |
- S4_FLATSHADE_SPECULAR);
+ cso->LIS4 |=
+ (S4_FLATSHADE_ALPHA | S4_FLATSHADE_COLOR | S4_FLATSHADE_SPECULAR);
}
if (!rasterizer->flatshade_first)
cso->LIS6 |= (2 << S6_TRISTRIP_PV_SHIFT);
- cso->LIS7 = fui( rasterizer->offset_units );
+ cso->LIS7 = fui(rasterizer->offset_units);
return cso;
}
-static void i915_bind_rasterizer_state( struct pipe_context *pipe,
- void *raster )
+static void
+i915_bind_rasterizer_state(struct pipe_context *pipe, void *raster)
{
struct i915_context *i915 = i915_context(pipe);
i915->rasterizer = (struct i915_rasterizer_state *)raster;
/* pass-through to draw module */
- draw_set_rasterizer_state(i915->draw,
- (i915->rasterizer ? &(i915->rasterizer->templ) : NULL),
- raster);
+ draw_set_rasterizer_state(
+ i915->draw, (i915->rasterizer ? &(i915->rasterizer->templ) : NULL),
+ raster);
i915->dirty |= I915_NEW_RASTERIZER;
}
-static void i915_delete_rasterizer_state(struct pipe_context *pipe,
- void *raster)
+static void
+i915_delete_rasterizer_state(struct pipe_context *pipe, void *raster)
{
FREE(raster);
}
-static void i915_set_vertex_buffers(struct pipe_context *pipe,
- unsigned start_slot, unsigned count,
- unsigned unbind_num_trailing_slots,
- bool take_ownership,
- const struct pipe_vertex_buffer *buffers)
+static void
+i915_set_vertex_buffers(struct pipe_context *pipe, unsigned start_slot,
+ unsigned count, unsigned unbind_num_trailing_slots,
+ bool take_ownership,
+ const struct pipe_vertex_buffer *buffers)
{
struct i915_context *i915 = i915_context(pipe);
struct draw_context *draw = i915->draw;
- util_set_vertex_buffers_count(i915->vertex_buffers,
- &i915->nr_vertex_buffers,
+ util_set_vertex_buffers_count(i915->vertex_buffers, &i915->nr_vertex_buffers,
buffers, start_slot, count,
- unbind_num_trailing_slots,
- take_ownership);
+ unbind_num_trailing_slots, take_ownership);
/* pass-through to draw module */
- draw_set_vertex_buffers(draw, start_slot, count,
- unbind_num_trailing_slots, buffers);
+ draw_set_vertex_buffers(draw, start_slot, count, unbind_num_trailing_slots,
+ buffers);
}
static void *
-i915_create_vertex_elements_state(struct pipe_context *pipe,
- unsigned count,
+i915_create_vertex_elements_state(struct pipe_context *pipe, unsigned count,
const struct pipe_vertex_element *attribs)
{
struct i915_velems_state *velems;
assert(count <= PIPE_MAX_ATTRIBS);
- velems = (struct i915_velems_state *) MALLOC(sizeof(struct i915_velems_state));
+ velems =
+ (struct i915_velems_state *)MALLOC(sizeof(struct i915_velems_state));
if (velems) {
velems->count = count;
memcpy(velems->velem, attribs, sizeof(*attribs) * count);
}
static void
-i915_bind_vertex_elements_state(struct pipe_context *pipe,
- void *velems)
+i915_bind_vertex_elements_state(struct pipe_context *pipe, void *velems)
{
struct i915_context *i915 = i915_context(pipe);
- struct i915_velems_state *i915_velems = (struct i915_velems_state *) velems;
+ struct i915_velems_state *i915_velems = (struct i915_velems_state *)velems;
if (i915->velems == velems)
return;
/* pass-through to draw module */
if (i915_velems) {
- draw_set_vertex_elements(i915->draw,
- i915_velems->count, i915_velems->velem);
+ draw_set_vertex_elements(i915->draw, i915_velems->count,
+ i915_velems->velem);
}
}
static void
i915_delete_vertex_elements_state(struct pipe_context *pipe, void *velems)
{
- FREE( velems );
+ FREE(velems);
}
static void
-i915_set_sample_mask(struct pipe_context *pipe,
- unsigned sample_mask)
+i915_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
{
}
void
-i915_init_state_functions( struct i915_context *i915 )
+i915_init_state_functions(struct i915_context *i915)
{
i915->base.create_blend_state = i915_create_blend_state;
i915->base.bind_blend_state = i915_bind_blend_state;
i915->base.bind_sampler_states = i915_bind_sampler_states;
i915->base.delete_sampler_state = i915_delete_sampler_state;
- i915->base.create_depth_stencil_alpha_state = i915_create_depth_stencil_state;
+ i915->base.create_depth_stencil_alpha_state =
+ i915_create_depth_stencil_state;
i915->base.bind_depth_stencil_alpha_state = i915_bind_depth_stencil_state;
- i915->base.delete_depth_stencil_alpha_state = i915_delete_depth_stencil_state;
+ i915->base.delete_depth_stencil_alpha_state =
+ i915_delete_depth_stencil_state;
i915->base.create_rasterizer_state = i915_create_rasterizer_state;
i915->base.bind_rasterizer_state = i915_bind_rasterizer_state;
/**************************************************************************
- *
+ *
* Copyright 2007 VMware, Inc.
* All Rights Reserved.
*
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
/* Authors: Keith Whitwell <keithw@vmware.com>
struct i915_context;
-
struct i915_tracked_state {
const char *name;
void (*update)(struct i915_context *);
void i915_update_derived(struct i915_context *i915);
void i915_emit_hardware_state(struct i915_context *i915);
-struct pipe_sampler_view *
-i915_create_sampler_view_custom(struct pipe_context *pipe,
- struct pipe_resource *texture,
- const struct pipe_sampler_view *templ,
- unsigned width0,
- unsigned height0);
+struct pipe_sampler_view *i915_create_sampler_view_custom(
+ struct pipe_context *pipe, struct pipe_resource *texture,
+ const struct pipe_sampler_view *templ, unsigned width0, unsigned height0);
#endif
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
-#include "util/u_memory.h"
-#include "pipe/p_shader_tokens.h"
#include "draw/draw_context.h"
#include "draw/draw_vertex.h"
+#include "pipe/p_shader_tokens.h"
+#include "util/u_memory.h"
#include "i915_context.h"
-#include "i915_state.h"
#include "i915_debug.h"
#include "i915_fpc.h"
#include "i915_reg.h"
+#include "i915_state.h"
-static uint find_mapping(const struct i915_fragment_shader* fs, int unit)
+static uint
+find_mapping(const struct i915_fragment_shader *fs, int unit)
{
int i;
- for (i = 0; i < I915_TEX_UNITS ; i++)
- {
+ for (i = 0; i < I915_TEX_UNITS; i++) {
if (fs->generic_mapping[i] == unit)
return i;
}
return 0;
}
-
-
/***********************************************************************
* Determine the hardware vertex layout.
* Depends on vertex/fragment shader state.
*/
-static void calculate_vertex_layout(struct i915_context *i915)
+static void
+calculate_vertex_layout(struct i915_context *i915)
{
const struct i915_fragment_shader *fs = i915->fs;
struct vertex_info vinfo;
*/
for (i = 0; i < fs->info.num_inputs; i++) {
switch (fs->info.input_semantic_name[i]) {
- case TGSI_SEMANTIC_POSITION:
- {
- uint unit = I915_SEMANTIC_POS;
- texCoords[find_mapping(fs, unit)] = TRUE;
- }
- break;
+ case TGSI_SEMANTIC_POSITION: {
+ uint unit = I915_SEMANTIC_POS;
+ texCoords[find_mapping(fs, unit)] = TRUE;
+ } break;
case TGSI_SEMANTIC_COLOR:
assert(fs->info.input_semantic_index[i] < 2);
colors[fs->info.input_semantic_index[i]] = TRUE;
break;
- case TGSI_SEMANTIC_GENERIC:
- {
- /* texcoords/varyings/other generic */
- uint unit = fs->info.input_semantic_index[i];
+ case TGSI_SEMANTIC_GENERIC: {
+ /* texcoords/varyings/other generic */
+ uint unit = fs->info.input_semantic_index[i];
- texCoords[find_mapping(fs, unit)] = TRUE;
- needW = TRUE;
- }
- break;
+ texCoords[find_mapping(fs, unit)] = TRUE;
+ needW = TRUE;
+ } break;
case TGSI_SEMANTIC_FOG:
fog = TRUE;
break;
face = TRUE;
break;
default:
- debug_printf("Unknown input type %d\n", fs->info.input_semantic_name[i]);
+ debug_printf("Unknown input type %d\n",
+ fs->info.input_semantic_name[i]);
assert(0);
}
}
-
/* pos */
src = draw_find_shader_output(i915->draw, TGSI_SEMANTIC_POSITION, 0);
if (needW) {
draw_emit_vertex_attr(&vinfo, EMIT_4F, src);
vinfo.hwfmt[0] |= S4_VFMT_XYZW;
vinfo.attrib[0].emit = EMIT_4F;
- }
- else {
+ } else {
draw_emit_vertex_attr(&vinfo, EMIT_3F, src);
vinfo.hwfmt[0] |= S4_VFMT_XYZ;
vinfo.attrib[0].emit = EMIT_3F;
if (texCoords[i]) {
hwtc = TEXCOORDFMT_4D;
if (fs->generic_mapping[i] == I915_SEMANTIC_POS) {
- src = draw_find_shader_output(i915->draw, TGSI_SEMANTIC_POSITION, 0);
- }
- else {
- src = draw_find_shader_output(i915->draw, TGSI_SEMANTIC_GENERIC, fs->generic_mapping[i]);
+ src =
+ draw_find_shader_output(i915->draw, TGSI_SEMANTIC_POSITION, 0);
+ } else {
+ src = draw_find_shader_output(i915->draw, TGSI_SEMANTIC_GENERIC,
+ fs->generic_mapping[i]);
}
draw_emit_vertex_attr(&vinfo, EMIT_4F, src);
- }
- else {
+ } else {
hwtc = TEXCOORDFMT_NOT_PRESENT;
}
vinfo.hwfmt[1] |= hwtc << (i * 4);
}
struct i915_tracked_state i915_update_vertex_layout = {
- "vertex_layout",
- calculate_vertex_layout,
- I915_NEW_RASTERIZER | I915_NEW_FS | I915_NEW_VS
-};
-
-
+ "vertex_layout", calculate_vertex_layout,
+ I915_NEW_RASTERIZER | I915_NEW_FS | I915_NEW_VS};
/***********************************************************************
*/
static struct i915_tracked_state *atoms[] = {
- &i915_update_vertex_layout,
- &i915_hw_samplers,
- &i915_hw_sampler_views,
- &i915_hw_immediate,
- &i915_hw_dynamic,
- &i915_hw_fs,
- &i915_hw_framebuffer,
- &i915_hw_dst_buf_vars,
- &i915_hw_constants,
- NULL,
+ &i915_update_vertex_layout, &i915_hw_samplers,
+ &i915_hw_sampler_views, &i915_hw_immediate,
+ &i915_hw_dynamic, &i915_hw_fs,
+ &i915_hw_framebuffer, &i915_hw_dst_buf_vars,
+ &i915_hw_constants, NULL,
};
-void i915_update_derived(struct i915_context *i915)
+void
+i915_update_derived(struct i915_context *i915)
{
int i;
if (!i915->depth_stencil)
i915->dirty &= ~I915_NEW_DEPTH_STENCIL;
-
+
for (i = 0; atoms[i]; i++)
if (atoms[i]->dirty & i915->dirty)
atoms[i]->update(i915);
**************************************************************************/
#include "i915_batch.h"
-#include "i915_state_inlines.h"
#include "i915_context.h"
#include "i915_reg.h"
#include "i915_state.h"
+#include "i915_state_inlines.h"
#include "util/u_memory.h"
#include "util/u_pack_color.h"
-
/* State that we have chosen to store in the DYNAMIC segment of the
* i915 indirect state mechanism.
*
* (active) state every time a 4kb boundary is crossed.
*/
-static inline void set_dynamic(struct i915_context *i915,
- unsigned offset,
- const unsigned state)
+static inline void
+set_dynamic(struct i915_context *i915, unsigned offset, const unsigned state)
{
if (i915->current.dynamic[offset] == state)
return;
i915->hardware_dirty |= I915_HW_DYNAMIC;
}
-
-
-static inline void set_dynamic_array(struct i915_context *i915,
- unsigned offset,
- const unsigned *src,
- unsigned dwords)
+static inline void
+set_dynamic_array(struct i915_context *i915, unsigned offset,
+ const unsigned *src, unsigned dwords)
{
unsigned i;
i915->hardware_dirty |= I915_HW_DYNAMIC;
}
-
-
/***********************************************************************
* Modes4: stencil masks and logicop
*/
-static void upload_MODES4(struct i915_context *i915)
+static void
+upload_MODES4(struct i915_context *i915)
{
unsigned modes4 = 0;
modes4 |= i915->depth_stencil->stencil_modes4;
/* I915_NEW_BLEND
- */
+ */
modes4 |= i915->blend->modes4;
set_dynamic(i915, I915_DYNAMIC_MODES4, modes4);
}
const struct i915_tracked_state i915_upload_MODES4 = {
- "MODES4",
- upload_MODES4,
- I915_NEW_BLEND | I915_NEW_DEPTH_STENCIL
-};
-
-
+ "MODES4", upload_MODES4, I915_NEW_BLEND | I915_NEW_DEPTH_STENCIL};
/***********************************************************************
*/
-static void upload_BFO(struct i915_context *i915)
+static void
+upload_BFO(struct i915_context *i915)
{
unsigned bfo[2];
bfo[0] = i915->depth_stencil->bfo[0];
bfo[1] = i915->depth_stencil->bfo[1];
- /* I don't get it only allowed to set a ref mask when the enable bit is set? */
+ /* I don't get it only allowed to set a ref mask when the enable bit is set?
+ */
if (bfo[0] & BFO_ENABLE_STENCIL_REF) {
bfo[0] |= i915->stencil_ref.ref_value[1] << BFO_STENCIL_REF_SHIFT;
}
set_dynamic_array(i915, I915_DYNAMIC_BFO_0, bfo, 2);
}
-const struct i915_tracked_state i915_upload_BFO = {
- "BFO",
- upload_BFO,
- I915_NEW_DEPTH_STENCIL
-};
-
-
+const struct i915_tracked_state i915_upload_BFO = {"BFO", upload_BFO,
+ I915_NEW_DEPTH_STENCIL};
/***********************************************************************
*/
-static void upload_BLENDCOLOR(struct i915_context *i915)
+static void
+upload_BLENDCOLOR(struct i915_context *i915)
{
unsigned bc[2];
}
const struct i915_tracked_state i915_upload_BLENDCOLOR = {
- "BLENDCOLOR",
- upload_BLENDCOLOR,
- I915_NEW_BLEND | I915_NEW_COLOR_SWIZZLE
-};
-
-
+ "BLENDCOLOR", upload_BLENDCOLOR, I915_NEW_BLEND | I915_NEW_COLOR_SWIZZLE};
/***********************************************************************
*/
-static void upload_IAB(struct i915_context *i915)
+static void
+upload_IAB(struct i915_context *i915)
{
unsigned iab = 0;
}
const struct i915_tracked_state i915_upload_IAB = {
- "IAB",
- upload_IAB,
- I915_NEW_BLEND | I915_NEW_FRAMEBUFFER
-};
-
-
+ "IAB", upload_IAB, I915_NEW_BLEND | I915_NEW_FRAMEBUFFER};
/***********************************************************************
*/
-static void upload_DEPTHSCALE(struct i915_context *i915)
+static void
+upload_DEPTHSCALE(struct i915_context *i915)
{
set_dynamic_array(i915, I915_DYNAMIC_DEPTHSCALE_0,
&i915->rasterizer->ds[0].u, 2);
}
const struct i915_tracked_state i915_upload_DEPTHSCALE = {
- "DEPTHSCALE",
- upload_DEPTHSCALE,
- I915_NEW_RASTERIZER
-};
-
-
+ "DEPTHSCALE", upload_DEPTHSCALE, I915_NEW_RASTERIZER};
/***********************************************************************
* Polygon stipple
*
* XXX: possibly need workaround for conform paths test.
*/
-static void upload_STIPPLE(struct i915_context *i915)
+static void
+upload_STIPPLE(struct i915_context *i915)
{
unsigned st[2];
/* Not sure what to do about fallbacks, so for now just dont:
*/
- st[1] |= ((p[0] << 0) |
- (p[1] << 4) |
- (p[2] << 8) |
- (p[3] << 12));
+ st[1] |= ((p[0] << 0) | (p[1] << 4) | (p[2] << 8) | (p[3] << 12));
}
set_dynamic_array(i915, I915_DYNAMIC_STP_0, st, 2);
}
const struct i915_tracked_state i915_upload_STIPPLE = {
- "STIPPLE",
- upload_STIPPLE,
- I915_NEW_RASTERIZER | I915_NEW_STIPPLE
-};
-
-
+ "STIPPLE", upload_STIPPLE, I915_NEW_RASTERIZER | I915_NEW_STIPPLE};
/***********************************************************************
* Scissor enable
*/
-static void upload_SCISSOR_ENABLE( struct i915_context *i915 )
+static void
+upload_SCISSOR_ENABLE(struct i915_context *i915)
{
set_dynamic(i915, I915_DYNAMIC_SC_ENA_0, i915->rasterizer->sc[0]);
}
const struct i915_tracked_state i915_upload_SCISSOR_ENABLE = {
- "SCISSOR ENABLE",
- upload_SCISSOR_ENABLE,
- I915_NEW_RASTERIZER
-};
-
-
+ "SCISSOR ENABLE", upload_SCISSOR_ENABLE, I915_NEW_RASTERIZER};
/***********************************************************************
* Scissor rect
*/
-static void upload_SCISSOR_RECT(struct i915_context *i915)
+static void
+upload_SCISSOR_RECT(struct i915_context *i915)
{
unsigned x1 = i915->scissor.minx;
unsigned y1 = i915->scissor.miny;
}
const struct i915_tracked_state i915_upload_SCISSOR_RECT = {
- "SCISSOR RECT",
- upload_SCISSOR_RECT,
- I915_NEW_SCISSOR
-};
-
-
+ "SCISSOR RECT", upload_SCISSOR_RECT, I915_NEW_SCISSOR};
/***********************************************************************
*/
static const struct i915_tracked_state *atoms[] = {
- &i915_upload_MODES4,
- &i915_upload_BFO,
- &i915_upload_BLENDCOLOR,
- &i915_upload_IAB,
- &i915_upload_DEPTHSCALE,
- &i915_upload_STIPPLE,
- &i915_upload_SCISSOR_ENABLE,
- &i915_upload_SCISSOR_RECT
-};
+ &i915_upload_MODES4, &i915_upload_BFO,
+ &i915_upload_BLENDCOLOR, &i915_upload_IAB,
+ &i915_upload_DEPTHSCALE, &i915_upload_STIPPLE,
+ &i915_upload_SCISSOR_ENABLE, &i915_upload_SCISSOR_RECT};
/* These will be dynamic indirect state commands, but for now just end
* up on the batch buffer with everything else.
*/
-static void update_dynamic(struct i915_context *i915)
+static void
+update_dynamic(struct i915_context *i915)
{
int i;
}
struct i915_tracked_state i915_hw_dynamic = {
- "dynamic",
- update_dynamic,
+ "dynamic", update_dynamic,
~0 /* all state atoms, because we do internal checking */
};
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
-
-#include "i915_reg.h"
-#include "i915_context.h"
#include "i915_batch.h"
+#include "i915_context.h"
#include "i915_debug.h"
#include "i915_fpc.h"
+#include "i915_reg.h"
#include "i915_resource.h"
#include "pipe/p_context.h"
unsigned dirty, batch_space;
};
-
static void
validate_flush(struct i915_context *i915, unsigned *batch_space)
{
uint32_t invariant_state[] = {
_3DSTATE_AA_CMD | AA_LINE_ECAAR_WIDTH_ENABLE | AA_LINE_ECAAR_WIDTH_1_0 |
- AA_LINE_REGION_WIDTH_ENABLE | AA_LINE_REGION_WIDTH_1_0,
+ AA_LINE_REGION_WIDTH_ENABLE | AA_LINE_REGION_WIDTH_1_0,
_3DSTATE_DFLT_DIFFUSE_CMD, 0,
_3DSTATE_DFLT_Z_CMD, 0,
- _3DSTATE_COORD_SET_BINDINGS |
- CSB_TCB(0, 0) |
- CSB_TCB(1, 1) |
- CSB_TCB(2, 2) |
- CSB_TCB(3, 3) |
- CSB_TCB(4, 4) |
- CSB_TCB(5, 5) |
- CSB_TCB(6, 6) |
- CSB_TCB(7, 7),
-
- _3DSTATE_RASTER_RULES_CMD |
- ENABLE_POINT_RASTER_RULE |
- OGL_POINT_RASTER_RULE |
- ENABLE_LINE_STRIP_PROVOKE_VRTX |
- ENABLE_TRI_FAN_PROVOKE_VRTX |
- LINE_STRIP_PROVOKE_VRTX(1) |
- TRI_FAN_PROVOKE_VRTX(2) |
- ENABLE_TEXKILL_3D_4D |
- TEXKILL_4D,
+ _3DSTATE_COORD_SET_BINDINGS | CSB_TCB(0, 0) | CSB_TCB(1, 1) | CSB_TCB(2, 2) |
+ CSB_TCB(3, 3) | CSB_TCB(4, 4) | CSB_TCB(5, 5) | CSB_TCB(6, 6) |
+ CSB_TCB(7, 7),
+
+ _3DSTATE_RASTER_RULES_CMD | ENABLE_POINT_RASTER_RULE |
+ OGL_POINT_RASTER_RULE | ENABLE_LINE_STRIP_PROVOKE_VRTX |
+ ENABLE_TRI_FAN_PROVOKE_VRTX | LINE_STRIP_PROVOKE_VRTX(1) |
+ TRI_FAN_PROVOKE_VRTX(2) | ENABLE_TEXKILL_3D_4D | TEXKILL_4D,
_3DSTATE_DEPTH_SUBRECT_DISABLE,
static void
emit_invariant(struct i915_context *i915)
{
- i915_winsys_batchbuffer_write(i915->batch, invariant_state,
- ARRAY_SIZE(invariant_state)*sizeof(uint32_t));
+ i915_winsys_batchbuffer_write(
+ i915->batch, invariant_state,
+ ARRAY_SIZE(invariant_state) * sizeof(uint32_t));
}
static void
*batch_space = 1 + util_bitcount(dirty);
}
-
-static void emit_immediate_s5(struct i915_context *i915, uint imm)
+static void
+emit_immediate_s5(struct i915_context *i915, uint imm)
{
struct i915_surface *surf = i915_surface(i915->framebuffer.cbufs[0]);
int i, num = util_bitcount(dirty);
assert(num && num <= I915_MAX_IMMEDIATE);
- OUT_BATCH(_3DSTATE_LOAD_STATE_IMMEDIATE_1 |
- dirty << 4 | (num - 1));
+ OUT_BATCH(_3DSTATE_LOAD_STATE_IMMEDIATE_1 | dirty << 4 | (num - 1));
if (i915->immediate_dirty & (1 << I915_IMMEDIATE_S0)) {
if (i915->vbo)
static void
validate_dynamic(struct i915_context *i915, unsigned *batch_space)
{
- *batch_space = util_bitcount(i915->dynamic_dirty & ((1 << I915_MAX_DYNAMIC) - 1));
+ *batch_space =
+ util_bitcount(i915->dynamic_dirty & ((1 << I915_MAX_DYNAMIC) - 1));
}
static void
*batch_space = 0;
if (i915->current.cbuf_bo && (i915->static_dirty & I915_DST_BUF_COLOR)) {
- i915->validation_buffers[i915->num_validation_buffers++]
- = i915->current.cbuf_bo;
+ i915->validation_buffers[i915->num_validation_buffers++] =
+ i915->current.cbuf_bo;
*batch_space += 3;
}
if (i915->current.depth_bo && (i915->static_dirty & I915_DST_BUF_DEPTH)) {
- i915->validation_buffers[i915->num_validation_buffers++]
- = i915->current.depth_bo;
+ i915->validation_buffers[i915->num_validation_buffers++] =
+ i915->current.depth_bo;
*batch_space += 3;
}
if (i915->current.cbuf_bo && (i915->static_dirty & I915_DST_BUF_COLOR)) {
OUT_BATCH(_3DSTATE_BUF_INFO_CMD);
OUT_BATCH(i915->current.cbuf_flags);
- OUT_RELOC(i915->current.cbuf_bo,
- I915_USAGE_RENDER,
- 0);
+ OUT_RELOC(i915->current.cbuf_bo, I915_USAGE_RENDER, 0);
}
/* What happens if no zbuf??
if (i915->current.depth_bo && (i915->static_dirty & I915_DST_BUF_DEPTH)) {
OUT_BATCH(_3DSTATE_BUF_INFO_CMD);
OUT_BATCH(i915->current.depth_flags);
- OUT_RELOC(i915->current.depth_bo,
- I915_USAGE_RENDER,
- 0);
+ OUT_RELOC(i915->current.depth_bo, I915_USAGE_RENDER, 0);
}
if (i915->static_dirty & I915_DST_VARS) {
uint unit;
struct i915_texture *tex;
- *batch_space = i915->current.sampler_enable_nr ?
- 2 + 3*i915->current.sampler_enable_nr : 0;
+ *batch_space = i915->current.sampler_enable_nr
+ ? 2 + 3 * i915->current.sampler_enable_nr
+ : 0;
for (unit = 0; unit < I915_TEX_UNITS; unit++) {
if (enabled & (1 << unit)) {
OUT_BATCH(enabled);
for (unit = 0; unit < I915_TEX_UNITS; unit++) {
if (enabled & (1 << unit)) {
- struct i915_texture *texture = i915_texture(i915->fragment_sampler_views[unit]->texture);
+ struct i915_texture *texture =
+ i915_texture(i915->fragment_sampler_views[unit]->texture);
struct i915_winsys_buffer *buf = texture->buffer;
unsigned offset = i915->current.texbuffer[unit][2];
static void
validate_sampler(struct i915_context *i915, unsigned *batch_space)
{
- *batch_space = i915->current.sampler_enable_nr ?
- 2 + 3*i915->current.sampler_enable_nr : 0;
+ *batch_space = i915->current.sampler_enable_nr
+ ? 2 + 3 * i915->current.sampler_enable_nr
+ : 0;
}
static void
if (i915->current.sampler_enable_nr) {
int i;
- OUT_BATCH( _3DSTATE_SAMPLER_STATE |
- (3 * i915->current.sampler_enable_nr) );
+ OUT_BATCH(_3DSTATE_SAMPLER_STATE | (3 * i915->current.sampler_enable_nr));
- OUT_BATCH( i915->current.sampler_enable_flags );
+ OUT_BATCH(i915->current.sampler_enable_flags);
for (i = 0; i < I915_TEX_UNITS; i++) {
- if (i915->current.sampler_enable_flags & (1<<i)) {
- OUT_BATCH( i915->current.sampler[i][0] );
- OUT_BATCH( i915->current.sampler[i][1] );
- OUT_BATCH( i915->current.sampler[i][2] );
+ if (i915->current.sampler_enable_flags & (1 << i)) {
+ OUT_BATCH(i915->current.sampler[i][0]);
+ OUT_BATCH(i915->current.sampler[i][1]);
+ OUT_BATCH(i915->current.sampler[i][2]);
}
}
}
static void
validate_constants(struct i915_context *i915, unsigned *batch_space)
{
- int nr = i915->fs->num_constants ?
- 2 + 4*i915->fs->num_constants : 0;
+ int nr = i915->fs->num_constants ? 2 + 4 * i915->fs->num_constants : 0;
*batch_space = nr;
}
if (nr) {
uint i;
- OUT_BATCH( _3DSTATE_PIXEL_SHADER_CONSTANTS | (nr * 4) );
+ OUT_BATCH(_3DSTATE_PIXEL_SHADER_CONSTANTS | (nr * 4));
OUT_BATCH((1 << nr) - 1);
for (i = 0; i < nr; i++) {
const uint *c;
if (i915->fs->constant_flags[i] == I915_CONSTFLAG_USER) {
/* grab user-defined constant */
- c = (uint *) i915_buffer(i915->constants[PIPE_SHADER_FRAGMENT])->data;
+ c =
+ (uint *)i915_buffer(i915->constants[PIPE_SHADER_FRAGMENT])->data;
c += 4 * i;
- }
- else {
+ } else {
/* emit program constant */
- c = (uint *) i915->fs->constants[i];
+ c = (uint *)i915->fs->constants[i];
}
#if 0 /* debug */
{
OUT_BATCH(size);
}
- for (i = 1 ; i < i915->fs->decl_len; i++)
+ for (i = 1; i < i915->fs->decl_len; i++)
OUT_BATCH(i915->fs->decl[i]);
/* output the program */
assert(i915->fs->program_len % 3 == 0);
- for (i = 0 ; i < i915->fs->program_len; i+=3) {
+ for (i = 0; i < i915->fs->program_len; i += 3) {
OUT_BATCH(i915->fs->program[i]);
- OUT_BATCH(i915->fs->program[i+1]);
- OUT_BATCH(i915->fs->program[i+2]);
+ OUT_BATCH(i915->fs->program[i + 1]);
+ OUT_BATCH(i915->fs->program[i + 2]);
}
/* we emit an additional mov with swizzle to fake RGBA framebuffers */
if (i915->current.fixup_swizzle) {
/* mov out_color, out_color.zyxw */
- OUT_BATCH(A0_MOV |
- (REG_TYPE_OC << A0_DEST_TYPE_SHIFT) |
- A0_DEST_CHANNEL_ALL |
- (REG_TYPE_OC << A0_SRC0_TYPE_SHIFT) |
+ OUT_BATCH(A0_MOV | (REG_TYPE_OC << A0_DEST_TYPE_SHIFT) |
+ A0_DEST_CHANNEL_ALL | (REG_TYPE_OC << A0_SRC0_TYPE_SHIFT) |
(T_DIFFUSE << A0_SRC0_NR_SHIFT));
OUT_BATCH(i915->current.fixup_swizzle);
OUT_BATCH(0);
#if 0
static int counter_total = 0;
-#define VALIDATE_ATOM(atom, hw_dirty) \
- if (i915->hardware_dirty & hw_dirty) { \
- static int counter_##atom = 0;\
- validate_##atom(i915, &tmp); \
- *batch_space += tmp;\
- counter_##atom += tmp;\
- counter_total += tmp;\
- printf("%s: \t%d/%d \t%2.2f\n",#atom, counter_##atom, counter_total, counter_##atom*100.f/counter_total);}
+#define VALIDATE_ATOM(atom, hw_dirty) \
+ if (i915->hardware_dirty & hw_dirty) { \
+ static int counter_##atom = 0; \
+ validate_##atom(i915, &tmp); \
+ *batch_space += tmp; \
+ counter_##atom += tmp; \
+ counter_total += tmp; \
+ printf("%s: \t%d/%d \t%2.2f\n", #atom, counter_##atom, counter_total, \
+ counter_##atom * 100.f / counter_total); \
+ }
#else
-#define VALIDATE_ATOM(atom, hw_dirty) \
- if (i915->hardware_dirty & hw_dirty) { \
- validate_##atom(i915, &tmp); \
- *batch_space += tmp; }
+#define VALIDATE_ATOM(atom, hw_dirty) \
+ if (i915->hardware_dirty & hw_dirty) { \
+ validate_##atom(i915, &tmp); \
+ *batch_space += tmp; \
+ }
#endif
VALIDATE_ATOM(flush, I915_HW_FLUSH);
VALIDATE_ATOM(immediate, I915_HW_IMMEDIATE);
/* Push the state into the sarea and/or texture memory.
*/
void
-i915_emit_hardware_state(struct i915_context *i915 )
+i915_emit_hardware_state(struct i915_context *i915)
{
unsigned batch_space;
uintptr_t save_ptr;
assert(i915_validate_state(i915, &batch_space));
}
- if(!BEGIN_BATCH(batch_space)) {
+ if (!BEGIN_BATCH(batch_space)) {
FLUSH_BATCH(NULL, I915_FLUSH_ASYNC);
assert(i915_validate_state(i915, &batch_space));
assert(BEGIN_BATCH(batch_space));
save_ptr = (uintptr_t)i915->batch->ptr;
-#define EMIT_ATOM(atom, hw_dirty) \
- if (i915->hardware_dirty & hw_dirty) \
+#define EMIT_ATOM(atom, hw_dirty) \
+ if (i915->hardware_dirty & hw_dirty) \
emit_##atom(i915);
EMIT_ATOM(flush, I915_HW_FLUSH);
EMIT_ATOM(invariant, I915_HW_INVARIANT);
#undef EMIT_ATOM
I915_DBG(DBG_EMIT, "%s: used %d dwords, %d dwords reserved\n", __FUNCTION__,
- ((uintptr_t)i915->batch->ptr - save_ptr) / 4,
- batch_space);
+ ((uintptr_t)i915->batch->ptr - save_ptr) / 4, batch_space);
assert(((uintptr_t)i915->batch->ptr - save_ptr) / 4 == batch_space);
i915->hardware_dirty = 0;
*
**************************************************************************/
-
-#include "i915_reg.h"
#include "i915_context.h"
+#include "i915_reg.h"
#include "i915_state.h"
-
-
/***********************************************************************
*/
-static void update_hw_constants(struct i915_context *i915)
+static void
+update_hw_constants(struct i915_context *i915)
{
i915->hardware_dirty |= I915_HW_CONSTANTS;
}
struct i915_tracked_state i915_hw_constants = {
- "hw_constants",
- update_hw_constants,
- I915_NEW_FS_CONSTANTS | I915_NEW_FS
-};
-
-
+ "hw_constants", update_hw_constants, I915_NEW_FS_CONSTANTS | I915_NEW_FS};
/***********************************************************************
*/
-static void update_fs(struct i915_context *i915)
+static void
+update_fs(struct i915_context *i915)
{
i915->hardware_dirty |= I915_HW_PROGRAM;
}
-struct i915_tracked_state i915_hw_fs = {
- "fs",
- update_fs,
- I915_NEW_FS | I915_NEW_COLOR_SWIZZLE
-};
+struct i915_tracked_state i915_hw_fs = {"fs", update_fs,
+ I915_NEW_FS | I915_NEW_COLOR_SWIZZLE};
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*
**************************************************************************/
- /*
- * Authors:
- * Keith Whitwell <keithw@vmware.com>
- */
+/*
+ * Authors:
+ * Keith Whitwell <keithw@vmware.com>
+ */
-#include "i915_state_inlines.h"
+#include "util/u_memory.h"
#include "i915_context.h"
-#include "i915_state.h"
#include "i915_reg.h"
-#include "util/u_memory.h"
-
+#include "i915_state.h"
+#include "i915_state_inlines.h"
/* Convinience function to check immediate state.
*/
-static inline void set_immediate(struct i915_context *i915,
- unsigned offset,
- const unsigned state)
+static inline void
+set_immediate(struct i915_context *i915, unsigned offset, const unsigned state)
{
if (i915->current.immediate[offset] == state)
return;
i915->hardware_dirty |= I915_HW_IMMEDIATE;
}
-
-
/***********************************************************************
* S0,S1: Vertex buffer state.
*/
-static void upload_S0S1(struct i915_context *i915)
+static void
+upload_S0S1(struct i915_context *i915)
{
unsigned LIS0, LIS1;
{
unsigned vertex_size = i915->current.vertex_info.size;
- LIS1 = ((vertex_size << 24) |
- (vertex_size << 16));
+ LIS1 = ((vertex_size << 24) | (vertex_size << 16));
}
set_immediate(i915, I915_IMMEDIATE_S0, LIS0);
}
const struct i915_tracked_state i915_upload_S0S1 = {
- "imm S0 S1",
- upload_S0S1,
- I915_NEW_VBO | I915_NEW_VERTEX_FORMAT
-};
-
-
+ "imm S0 S1", upload_S0S1, I915_NEW_VBO | I915_NEW_VERTEX_FORMAT};
/***********************************************************************
* S4: Vertex format, rasterization state
*/
-static void upload_S2S4(struct i915_context *i915)
+static void
+upload_S2S4(struct i915_context *i915)
{
unsigned LIS2, LIS4;
}
const struct i915_tracked_state i915_upload_S2S4 = {
- "imm S2 S4",
- upload_S2S4,
- I915_NEW_RASTERIZER | I915_NEW_VERTEX_FORMAT
-};
-
-
+ "imm S2 S4", upload_S2S4, I915_NEW_RASTERIZER | I915_NEW_VERTEX_FORMAT};
/***********************************************************************
*/
-static void upload_S5(struct i915_context *i915)
+static void
+upload_S5(struct i915_context *i915)
{
unsigned LIS5 = 0;
/* I915_NEW_DEPTH_STENCIL
*/
LIS5 |= i915->depth_stencil->stencil_LIS5;
- /* hope it's safe to set stencil ref value even if stencil test is disabled? */
+ /* hope it's safe to set stencil ref value even if stencil test is disabled?
+ */
LIS5 |= i915->stencil_ref.ref_value[0] << S5_STENCIL_REF_SHIFT;
/* I915_NEW_BLEND
}
const struct i915_tracked_state i915_upload_S5 = {
- "imm S5",
- upload_S5,
- I915_NEW_DEPTH_STENCIL | I915_NEW_BLEND | I915_NEW_RASTERIZER
-};
-
-
+ "imm S5", upload_S5,
+ I915_NEW_DEPTH_STENCIL | I915_NEW_BLEND | I915_NEW_RASTERIZER};
/***********************************************************************
*/
-static void upload_S6(struct i915_context *i915)
+static void
+upload_S6(struct i915_context *i915)
{
unsigned LIS6 = 0;
}
const struct i915_tracked_state i915_upload_S6 = {
- "imm S6",
- upload_S6,
- I915_NEW_BLEND | I915_NEW_DEPTH_STENCIL | I915_NEW_FRAMEBUFFER | I915_NEW_RASTERIZER
-};
-
-
+ "imm S6", upload_S6,
+ I915_NEW_BLEND | I915_NEW_DEPTH_STENCIL | I915_NEW_FRAMEBUFFER |
+ I915_NEW_RASTERIZER};
/***********************************************************************
*/
-static void upload_S7(struct i915_context *i915)
+static void
+upload_S7(struct i915_context *i915)
{
#if 0
unsigned LIS7;
#endif
}
-const struct i915_tracked_state i915_upload_S7 = {
- "imm S7",
- upload_S7,
- I915_NEW_RASTERIZER
-};
-
-
+const struct i915_tracked_state i915_upload_S7 = {"imm S7", upload_S7,
+ I915_NEW_RASTERIZER};
/***********************************************************************
*/
static const struct i915_tracked_state *atoms[] = {
- &i915_upload_S0S1,
- &i915_upload_S2S4,
- &i915_upload_S5,
- &i915_upload_S6,
- &i915_upload_S7
-};
+ &i915_upload_S0S1, &i915_upload_S2S4, &i915_upload_S5, &i915_upload_S6,
+ &i915_upload_S7};
-static void update_immediate(struct i915_context *i915)
+static void
+update_immediate(struct i915_context *i915)
{
int i;
}
struct i915_tracked_state i915_hw_immediate = {
- "immediate",
- update_immediate,
+ "immediate", update_immediate,
~0 /* all state atoms, because we do internal checking */
};
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_STATE_INLINES_H
#include "util/u_debug.h"
#include "i915_reg.h"
-
static inline unsigned
i915_translate_compare_func(unsigned func)
{
}
}
-
static inline unsigned
i915_translate_logic_op(unsigned opcode)
{
}
}
-
-
-static inline boolean i915_validate_vertices( unsigned hw_prim, unsigned nr )
+static inline boolean
+i915_validate_vertices(unsigned hw_prim, unsigned nr)
{
boolean ok;
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#include "pipe/p_context.h"
#include "pipe/p_state.h"
-#include "i915_state_inlines.h"
#include "i915_context.h"
#include "i915_reg.h"
-#include "i915_state.h"
#include "i915_resource.h"
-
+#include "i915_state.h"
+#include "i915_state_inlines.h"
/*
* A note about min_lod & max_lod.
* changes.
*/
-static void update_map(struct i915_context *i915,
- uint unit,
+static void update_map(struct i915_context *i915, uint unit,
const struct i915_texture *tex,
const struct i915_sampler_state *sampler,
- const struct pipe_sampler_view* view,
- uint state[3]);
-
-
+ const struct pipe_sampler_view *view, uint state[3]);
/***********************************************************************
* Samplers
* something which is understandable and reliable.
* \param state returns the 3 words of compute state
*/
-static void update_sampler(struct i915_context *i915,
- uint unit,
- const struct i915_sampler_state *sampler,
- const struct i915_texture *tex,
- unsigned state[3])
+static void
+update_sampler(struct i915_context *i915, uint unit,
+ const struct i915_sampler_state *sampler,
+ const struct i915_texture *tex, unsigned state[3])
{
const struct pipe_resource *pt = &tex->b;
unsigned minlod, lastlod;
state[1] = sampler->state[1];
state[2] = sampler->state[2];
- if (pt->format == PIPE_FORMAT_UYVY ||
- pt->format == PIPE_FORMAT_YUYV)
+ if (pt->format == PIPE_FORMAT_UYVY || pt->format == PIPE_FORMAT_YUYV)
state[0] |= SS2_COLORSPACE_CONVERSION;
if (pt->format == PIPE_FORMAT_B8G8R8A8_SRGB ||
- pt->format == PIPE_FORMAT_L8_SRGB )
+ pt->format == PIPE_FORMAT_L8_SRGB)
state[0] |= SS2_REVERSE_GAMMA_ENABLE;
- /* 3D textures don't seem to respect the border color.
- * Fallback if there's ever a danger that they might refer to
- * it.
- *
- * Effectively this means fallback on 3D clamp or
- * clamp_to_border.
- *
- * XXX: Check if this is true on i945.
- * XXX: Check if this bug got fixed in release silicon.
- */
+ /* 3D textures don't seem to respect the border color.
+ * Fallback if there's ever a danger that they might refer to
+ * it.
+ *
+ * Effectively this means fallback on 3D clamp or
+ * clamp_to_border.
+ *
+ * XXX: Check if this is true on i945.
+ * XXX: Check if this bug got fixed in release silicon.
+ */
#if 0
{
const unsigned ws = sampler->templ->wrap_s;
state[1] |= (unit << SS3_TEXTUREMAP_INDEX_SHIFT);
}
-static void update_samplers(struct i915_context *i915)
+static void
+update_samplers(struct i915_context *i915)
{
uint unit;
i915->current.sampler_enable_nr = 0;
i915->current.sampler_enable_flags = 0x0;
- for (unit = 0; unit < i915->num_fragment_sampler_views && unit < i915->num_samplers;
+ for (unit = 0;
+ unit < i915->num_fragment_sampler_views && unit < i915->num_samplers;
unit++) {
/* determine unit enable/disable by looking for a bound texture */
/* could also examine the fragment program? */
if (i915->fragment_sampler_views[unit]) {
- struct i915_texture *texture = i915_texture(i915->fragment_sampler_views[unit]->texture);
-
- update_sampler(i915,
- unit,
- i915->fragment_sampler[unit], /* sampler state */
- texture, /* texture */
- i915->current.sampler[unit]); /* the result */
- update_map(i915,
- unit,
- texture, /* texture */
- i915->fragment_sampler[unit], /* sampler state */
- i915->fragment_sampler_views[unit], /* sampler view */
- i915->current.texbuffer[unit]); /* the result */
+ struct i915_texture *texture =
+ i915_texture(i915->fragment_sampler_views[unit]->texture);
+
+ update_sampler(i915, unit,
+ i915->fragment_sampler[unit], /* sampler state */
+ texture, /* texture */
+ i915->current.sampler[unit]); /* the result */
+ update_map(i915, unit, texture, /* texture */
+ i915->fragment_sampler[unit], /* sampler state */
+ i915->fragment_sampler_views[unit], /* sampler view */
+ i915->current.texbuffer[unit]); /* the result */
i915->current.sampler_enable_nr++;
i915->current.sampler_enable_flags |= (1 << unit);
}
struct i915_tracked_state i915_hw_samplers = {
- "samplers",
- update_samplers,
- I915_NEW_SAMPLER | I915_NEW_SAMPLER_VIEW
-};
-
+ "samplers", update_samplers, I915_NEW_SAMPLER | I915_NEW_SAMPLER_VIEW};
/***********************************************************************
* Sampler views
*/
-static uint translate_texture_format(enum pipe_format pipeFormat,
- const struct pipe_sampler_view* view)
+static uint
+translate_texture_format(enum pipe_format pipeFormat,
+ const struct pipe_sampler_view *view)
{
- if ( (view->swizzle_r != PIPE_SWIZZLE_X ||
- view->swizzle_g != PIPE_SWIZZLE_Y ||
- view->swizzle_b != PIPE_SWIZZLE_Z ||
- view->swizzle_a != PIPE_SWIZZLE_W ) &&
- pipeFormat != PIPE_FORMAT_Z24_UNORM_S8_UINT &&
- pipeFormat != PIPE_FORMAT_Z24X8_UNORM )
- debug_printf("i915: unsupported texture swizzle for format %d\n", pipeFormat);
+ if ((view->swizzle_r != PIPE_SWIZZLE_X ||
+ view->swizzle_g != PIPE_SWIZZLE_Y ||
+ view->swizzle_b != PIPE_SWIZZLE_Z ||
+ view->swizzle_a != PIPE_SWIZZLE_W) &&
+ pipeFormat != PIPE_FORMAT_Z24_UNORM_S8_UINT &&
+ pipeFormat != PIPE_FORMAT_Z24X8_UNORM)
+ debug_printf("i915: unsupported texture swizzle for format %d\n",
+ pipeFormat);
switch (pipeFormat) {
case PIPE_FORMAT_L8_UNORM:
case PIPE_FORMAT_DXT5_RGBA:
return (MAPSURF_COMPRESSED | MT_COMPRESS_DXT4_5);
case PIPE_FORMAT_Z24_UNORM_S8_UINT:
- case PIPE_FORMAT_Z24X8_UNORM:
- {
- if ( view->swizzle_r == PIPE_SWIZZLE_X &&
- view->swizzle_g == PIPE_SWIZZLE_X &&
- view->swizzle_b == PIPE_SWIZZLE_X &&
- view->swizzle_a == PIPE_SWIZZLE_1)
- return (MAPSURF_32BIT | MT_32BIT_xL824);
- if ( view->swizzle_r == PIPE_SWIZZLE_X &&
- view->swizzle_g == PIPE_SWIZZLE_X &&
- view->swizzle_b == PIPE_SWIZZLE_X &&
- view->swizzle_a == PIPE_SWIZZLE_X)
- return (MAPSURF_32BIT | MT_32BIT_xI824);
- if ( view->swizzle_r == PIPE_SWIZZLE_0 &&
- view->swizzle_g == PIPE_SWIZZLE_0 &&
- view->swizzle_b == PIPE_SWIZZLE_0 &&
- view->swizzle_a == PIPE_SWIZZLE_X)
- return (MAPSURF_32BIT | MT_32BIT_xA824);
- debug_printf("i915: unsupported depth swizzle %d %d %d %d\n",
- view->swizzle_r,
- view->swizzle_g,
- view->swizzle_b,
- view->swizzle_a);
+ case PIPE_FORMAT_Z24X8_UNORM: {
+ if (view->swizzle_r == PIPE_SWIZZLE_X &&
+ view->swizzle_g == PIPE_SWIZZLE_X &&
+ view->swizzle_b == PIPE_SWIZZLE_X &&
+ view->swizzle_a == PIPE_SWIZZLE_1)
return (MAPSURF_32BIT | MT_32BIT_xL824);
- }
+ if (view->swizzle_r == PIPE_SWIZZLE_X &&
+ view->swizzle_g == PIPE_SWIZZLE_X &&
+ view->swizzle_b == PIPE_SWIZZLE_X &&
+ view->swizzle_a == PIPE_SWIZZLE_X)
+ return (MAPSURF_32BIT | MT_32BIT_xI824);
+ if (view->swizzle_r == PIPE_SWIZZLE_0 &&
+ view->swizzle_g == PIPE_SWIZZLE_0 &&
+ view->swizzle_b == PIPE_SWIZZLE_0 &&
+ view->swizzle_a == PIPE_SWIZZLE_X)
+ return (MAPSURF_32BIT | MT_32BIT_xA824);
+ debug_printf("i915: unsupported depth swizzle %d %d %d %d\n",
+ view->swizzle_r, view->swizzle_g, view->swizzle_b,
+ view->swizzle_a);
+ return (MAPSURF_32BIT | MT_32BIT_xL824);
+ }
default:
debug_printf("i915: translate_texture_format() bad image format %x\n",
pipeFormat);
static inline uint32_t
ms3_tiling_bits(enum i915_winsys_buffer_tile tiling)
{
- uint32_t tiling_bits = 0;
-
- switch (tiling) {
- case I915_TILE_Y:
- tiling_bits |= MS3_TILE_WALK_Y;
- FALLTHROUGH;
- case I915_TILE_X:
- tiling_bits |= MS3_TILED_SURFACE;
- FALLTHROUGH;
- case I915_TILE_NONE:
- break;
- }
+ uint32_t tiling_bits = 0;
+
+ switch (tiling) {
+ case I915_TILE_Y:
+ tiling_bits |= MS3_TILE_WALK_Y;
+ FALLTHROUGH;
+ case I915_TILE_X:
+ tiling_bits |= MS3_TILED_SURFACE;
+ FALLTHROUGH;
+ case I915_TILE_NONE:
+ break;
+ }
- return tiling_bits;
+ return tiling_bits;
}
-static void update_map(struct i915_context *i915,
- uint unit,
- const struct i915_texture *tex,
- const struct i915_sampler_state *sampler,
- const struct pipe_sampler_view* view,
- uint state[3])
+static void
+update_map(struct i915_context *i915, uint unit, const struct i915_texture *tex,
+ const struct i915_sampler_state *sampler,
+ const struct pipe_sampler_view *view, uint state[3])
{
const struct pipe_resource *pt = &tex->b;
uint width = pt->width0, height = pt->height0, depth = pt->depth0;
/* MS3 state */
state[0] =
- (((height - 1) << MS3_HEIGHT_SHIFT)
- | ((width - 1) << MS3_WIDTH_SHIFT)
- | format
- | ms3_tiling_bits(tex->tiling));
+ (((height - 1) << MS3_HEIGHT_SHIFT) | ((width - 1) << MS3_WIDTH_SHIFT) |
+ format | ms3_tiling_bits(tex->tiling));
/*
* XXX When min_filter != mag_filter and there's just one mipmap level,
max_lod = sampler->maxlod >> 2;
/* MS4 state */
- state[1] =
- ((((pitch / 4) - 1) << MS4_PITCH_SHIFT)
- | MS4_CUBE_FACE_ENA_MASK
- | ((max_lod) << MS4_MAX_LOD_SHIFT)
- | ((depth - 1) << MS4_VOLUME_DEPTH_SHIFT));
+ state[1] = ((((pitch / 4) - 1) << MS4_PITCH_SHIFT) | MS4_CUBE_FACE_ENA_MASK |
+ ((max_lod) << MS4_MAX_LOD_SHIFT) |
+ ((depth - 1) << MS4_VOLUME_DEPTH_SHIFT));
if (is_npot)
state[2] = i915_texture_offset(tex, first_level, 0);
state[2] = 0;
}
-static void update_maps(struct i915_context *i915)
+static void
+update_maps(struct i915_context *i915)
{
uint unit;
- for (unit = 0; unit < i915->num_fragment_sampler_views && unit < i915->num_samplers;
+ for (unit = 0;
+ unit < i915->num_fragment_sampler_views && unit < i915->num_samplers;
unit++) {
/* determine unit enable/disable by looking for a bound texture */
/* could also examine the fragment program? */
if (i915->fragment_sampler_views[unit]) {
- struct i915_texture *texture = i915_texture(i915->fragment_sampler_views[unit]->texture);
+ struct i915_texture *texture =
+ i915_texture(i915->fragment_sampler_views[unit]->texture);
- update_map(i915,
- unit,
- texture, /* texture */
+ update_map(i915, unit, texture, /* texture */
i915->fragment_sampler[unit], /* sampler state */
i915->fragment_sampler_views[unit], /* sampler view */
i915->current.texbuffer[unit]);
i915->hardware_dirty |= I915_HW_MAP;
}
-struct i915_tracked_state i915_hw_sampler_views = {
- "sampler_views",
- update_maps,
- I915_NEW_SAMPLER_VIEW
-};
+struct i915_tracked_state i915_hw_sampler_views = {"sampler_views", update_maps,
+ I915_NEW_SAMPLER_VIEW};
*
**************************************************************************/
-
-#include "i915_reg.h"
#include "i915_context.h"
-#include "i915_state.h"
+#include "i915_reg.h"
#include "i915_resource.h"
#include "i915_screen.h"
-
+#include "i915_state.h"
/***********************************************************************
* Update framebuffer state
*/
-static unsigned translate_format(enum pipe_format format)
+static unsigned
+translate_format(enum pipe_format format)
{
switch (format) {
case PIPE_FORMAT_B8G8R8A8_UNORM:
}
}
-static unsigned translate_depth_format(enum pipe_format zformat)
+static unsigned
+translate_depth_format(enum pipe_format zformat)
{
switch (zformat) {
case PIPE_FORMAT_Z24X8_UNORM:
}
}
-static void update_framebuffer(struct i915_context *i915)
+static void
+update_framebuffer(struct i915_context *i915)
{
struct pipe_surface *cbuf_surface = i915->framebuffer.cbufs[0];
struct pipe_surface *depth_surface = i915->framebuffer.zsbuf;
depth_surface->u.tex.first_layer);
assert(tex);
if (offset != 0)
- debug_printf("Depth offset is %d\n",offset);
+ debug_printf("Depth offset is %d\n", offset);
i915->current.depth_bo = tex->buffer;
i915->current.depth_flags = surf->buf_info;
}
struct i915_tracked_state i915_hw_framebuffer = {
- "framebuffer",
- update_framebuffer,
- I915_NEW_FRAMEBUFFER
-};
+ "framebuffer", update_framebuffer, I915_NEW_FRAMEBUFFER};
-static void update_dst_buf_vars(struct i915_context *i915)
+static void
+update_dst_buf_vars(struct i915_context *i915)
{
struct pipe_surface *cbuf_surface = i915->framebuffer.cbufs[0];
struct pipe_surface *depth_surface = i915->framebuffer.zsbuf;
zformat = translate_depth_format(depth_surface->format);
- if (is->is_i945 && tex->tiling != I915_TILE_NONE
- && (i915->fs && !i915->fs->info.writes_z))
+ if (is->is_i945 && tex->tiling != I915_TILE_NONE &&
+ (i915->fs && !i915->fs->info.writes_z))
early_z = CLASSIC_EARLY_DEPTH;
} else
zformat = 0;
dst_buf_vars = DSTORG_HORT_BIAS(0x8) | /* .5 */
DSTORG_VERT_BIAS(0x8) | /* .5 */
- LOD_PRECLAMP_OGL |
- TEX_DEFAULT_COLOR_OGL |
- cformat |
- zformat |
+ LOD_PRECLAMP_OGL | TEX_DEFAULT_COLOR_OGL | cformat | zformat |
early_z;
if (i915->current.dst_buf_vars != dst_buf_vars) {
i915->static_dirty |= I915_DST_VARS;
i915->hardware_dirty |= I915_HW_STATIC;
}
-
}
struct i915_tracked_state i915_hw_dst_buf_vars = {
- "dst buf vars",
- update_dst_buf_vars,
- I915_NEW_FRAMEBUFFER | I915_NEW_FS
-};
+ "dst buf vars", update_dst_buf_vars, I915_NEW_FRAMEBUFFER | I915_NEW_FS};
/**************************************************************************
- *
+ *
* Copyright 2003 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#include "i915_surface.h"
-#include "i915_resource.h"
-#include "i915_state.h"
-#include "i915_blit.h"
-#include "i915_reg.h"
-#include "i915_screen.h"
#include "pipe/p_defines.h"
+#include "util/format/u_format.h"
#include "util/u_inlines.h"
#include "util/u_math.h"
-#include "util/format/u_format.h"
#include "util/u_memory.h"
#include "util/u_pack_color.h"
#include "util/u_surface.h"
+#include "i915_blit.h"
+#include "i915_reg.h"
+#include "i915_resource.h"
+#include "i915_screen.h"
+#include "i915_state.h"
static struct pipe_surface *
-i915_create_surface_custom(struct pipe_context *ctx,
- struct pipe_resource *pt,
+i915_create_surface_custom(struct pipe_context *ctx, struct pipe_resource *pt,
const struct pipe_surface *surf_tmpl,
- unsigned width0,
- unsigned height0);
+ unsigned width0, unsigned height0);
/*
* surface functions using the render engine
*/
i915_util_blitter_save_states(struct i915_context *i915)
{
util_blitter_save_blend(i915->blitter, (void *)i915->blend);
- util_blitter_save_depth_stencil_alpha(i915->blitter, (void *)i915->depth_stencil);
+ util_blitter_save_depth_stencil_alpha(i915->blitter,
+ (void *)i915->depth_stencil);
util_blitter_save_stencil_ref(i915->blitter, &i915->stencil_ref);
util_blitter_save_rasterizer(i915->blitter, (void *)i915->rasterizer);
util_blitter_save_fragment_shader(i915->blitter, i915->fs);
util_blitter_save_viewport(i915->blitter, &i915->viewport);
util_blitter_save_scissor(i915->blitter, &i915->scissor);
util_blitter_save_vertex_elements(i915->blitter, i915->velems);
- util_blitter_save_vertex_buffer_slot(i915->blitter,
- i915->vertex_buffers);
+ util_blitter_save_vertex_buffer_slot(i915->blitter, i915->vertex_buffers);
util_blitter_save_framebuffer(i915->blitter, &i915->framebuffer);
- util_blitter_save_fragment_sampler_states(i915->blitter,
- i915->num_samplers,
- (void**)i915->fragment_sampler);
+ util_blitter_save_fragment_sampler_states(i915->blitter, i915->num_samplers,
+ (void **)i915->fragment_sampler);
util_blitter_save_fragment_sampler_views(i915->blitter,
i915->num_fragment_sampler_views,
i915->fragment_sampler_views);
}
static void
-i915_surface_copy_render(struct pipe_context *pipe,
- struct pipe_resource *dst, unsigned dst_level,
- unsigned dstx, unsigned dsty, unsigned dstz,
- struct pipe_resource *src, unsigned src_level,
- const struct pipe_box *src_box)
+i915_surface_copy_render(struct pipe_context *pipe, struct pipe_resource *dst,
+ unsigned dst_level, unsigned dstx, unsigned dsty,
+ unsigned dstz, struct pipe_resource *src,
+ unsigned src_level, const struct pipe_box *src_box)
{
struct i915_context *i915 = i915_context(pipe);
unsigned src_width0 = src->width0;
i915_util_blitter_save_states(i915);
- dst_view = i915_create_surface_custom(pipe, dst, &dst_templ, dst_width0, dst_height0);
- src_view = i915_create_sampler_view_custom(pipe, src, &src_templ, src_width0, src_height0);
+ dst_view = i915_create_surface_custom(pipe, dst, &dst_templ, dst_width0,
+ dst_height0);
+ src_view = i915_create_sampler_view_custom(pipe, src, &src_templ, src_width0,
+ src_height0);
u_box_3d(dstx, dsty, dstz, abs(src_box->width), abs(src_box->height),
abs(src_box->depth), &dstbox);
- util_blitter_blit_generic(i915->blitter, dst_view, &dstbox,
- src_view, src_box, src_width0, src_height0,
- PIPE_MASK_RGBAZS, PIPE_TEX_FILTER_NEAREST, NULL,
- FALSE);
+ util_blitter_blit_generic(i915->blitter, dst_view, &dstbox, src_view,
+ src_box, src_width0, src_height0, PIPE_MASK_RGBAZS,
+ PIPE_TEX_FILTER_NEAREST, NULL, FALSE);
return;
fallback:
- util_resource_copy_region(pipe, dst, dst_level, dstx, dsty, dstz,
- src, src_level, src_box);
+ util_resource_copy_region(pipe, dst, dst_level, dstx, dsty, dstz, src,
+ src_level, src_box);
}
static void
i915_clear_render_target_render(struct pipe_context *pipe,
struct pipe_surface *dst,
const union pipe_color_union *color,
- unsigned dstx, unsigned dsty,
- unsigned width, unsigned height,
- bool render_condition_enabled)
+ unsigned dstx, unsigned dsty, unsigned width,
+ unsigned height, bool render_condition_enabled)
{
struct i915_context *i915 = i915_context(pipe);
struct pipe_framebuffer_state fb_state;
if (i915->dirty)
i915_update_derived(i915);
- i915_clear_emit(pipe, PIPE_CLEAR_COLOR, color, 0.0, 0x0,
- dstx, dsty, width, height);
+ i915_clear_emit(pipe, PIPE_CLEAR_COLOR, color, 0.0, 0x0, dstx, dsty, width,
+ height);
pipe->set_framebuffer_state(pipe, &i915->blitter->saved_fb_state);
util_unreference_framebuffer_state(&i915->blitter->saved_fb_state);
static void
i915_clear_depth_stencil_render(struct pipe_context *pipe,
- struct pipe_surface *dst,
- unsigned clear_flags,
- double depth,
- unsigned stencil,
- unsigned dstx, unsigned dsty,
- unsigned width, unsigned height,
+ struct pipe_surface *dst, unsigned clear_flags,
+ double depth, unsigned stencil, unsigned dstx,
+ unsigned dsty, unsigned width, unsigned height,
bool render_condition_enabled)
{
struct i915_context *i915 = i915_context(pipe);
if (i915->dirty)
i915_update_derived(i915);
- i915_clear_emit(pipe, clear_flags & PIPE_CLEAR_DEPTHSTENCIL,
- NULL, depth, stencil,
- dstx, dsty, width, height);
+ i915_clear_emit(pipe, clear_flags & PIPE_CLEAR_DEPTHSTENCIL, NULL, depth,
+ stencil, dstx, dsty, width, height);
pipe->set_framebuffer_state(pipe, &i915->blitter->saved_fb_state);
util_unreference_framebuffer_state(&i915->blitter->saved_fb_state);
* do it higher up if required.
*/
static void
-i915_surface_copy_blitter(struct pipe_context *pipe,
- struct pipe_resource *dst, unsigned dst_level,
- unsigned dstx, unsigned dsty, unsigned dstz,
- struct pipe_resource *src, unsigned src_level,
- const struct pipe_box *src_box)
+i915_surface_copy_blitter(struct pipe_context *pipe, struct pipe_resource *dst,
+ unsigned dst_level, unsigned dstx, unsigned dsty,
+ unsigned dstz, struct pipe_resource *src,
+ unsigned src_level, const struct pipe_box *src_box)
{
/* Fallback for buffers. */
if (dst->target == PIPE_BUFFER && src->target == PIPE_BUFFER) {
- util_resource_copy_region(pipe, dst, dst_level, dstx, dsty, dstz,
- src, src_level, src_box);
+ util_resource_copy_region(pipe, dst, dst_level, dstx, dsty, dstz, src,
+ src_level, src_box);
return;
}
struct i915_texture *src_tex = i915_texture(src);
struct pipe_resource *dpt = &dst_tex->b;
struct pipe_resource *spt = &src_tex->b;
- unsigned dst_offset, src_offset; /* in bytes */
+ unsigned dst_offset, src_offset; /* in bytes */
/* XXX cannot copy 3d regions at this time */
assert(src_box->depth == 1);
- if (dst->target != PIPE_TEXTURE_CUBE &&
- dst->target != PIPE_TEXTURE_3D)
+ if (dst->target != PIPE_TEXTURE_CUBE && dst->target != PIPE_TEXTURE_3D)
assert(dstz == 0);
dst_offset = i915_texture_offset(dst_tex, dst_level, dstz);
- if (src->target != PIPE_TEXTURE_CUBE &&
- src->target != PIPE_TEXTURE_3D)
+ if (src->target != PIPE_TEXTURE_CUBE && src->target != PIPE_TEXTURE_3D)
assert(src_box->z == 0);
src_offset = i915_texture_offset(src_tex, src_level, src_box->z);
- assert( util_format_get_blocksize(dpt->format) == util_format_get_blocksize(spt->format) );
- assert( util_format_get_blockwidth(dpt->format) == util_format_get_blockwidth(spt->format) );
- assert( util_format_get_blockheight(dpt->format) == util_format_get_blockheight(spt->format) );
- assert( util_format_get_blockwidth(dpt->format) == 1 );
- assert( util_format_get_blockheight(dpt->format) == 1 );
-
- i915_copy_blit( i915_context(pipe),
- util_format_get_blocksize(dpt->format),
- (unsigned short) src_tex->stride, src_tex->buffer, src_offset,
- (unsigned short) dst_tex->stride, dst_tex->buffer, dst_offset,
- (short) src_box->x, (short) src_box->y, (short) dstx, (short) dsty,
- (short) src_box->width, (short) src_box->height );
+ assert(util_format_get_blocksize(dpt->format) ==
+ util_format_get_blocksize(spt->format));
+ assert(util_format_get_blockwidth(dpt->format) ==
+ util_format_get_blockwidth(spt->format));
+ assert(util_format_get_blockheight(dpt->format) ==
+ util_format_get_blockheight(spt->format));
+ assert(util_format_get_blockwidth(dpt->format) == 1);
+ assert(util_format_get_blockheight(dpt->format) == 1);
+
+ i915_copy_blit(i915_context(pipe), util_format_get_blocksize(dpt->format),
+ (unsigned short)src_tex->stride, src_tex->buffer, src_offset,
+ (unsigned short)dst_tex->stride, dst_tex->buffer, dst_offset,
+ (short)src_box->x, (short)src_box->y, (short)dstx,
+ (short)dsty, (short)src_box->width, (short)src_box->height);
}
static void
i915_clear_render_target_blitter(struct pipe_context *pipe,
struct pipe_surface *dst,
const union pipe_color_union *color,
- unsigned dstx, unsigned dsty,
- unsigned width, unsigned height,
- bool render_condition_enabled)
+ unsigned dstx, unsigned dsty, unsigned width,
+ unsigned height, bool render_condition_enabled)
{
struct i915_texture *tex = i915_texture(dst->texture);
struct pipe_resource *pt = &tex->b;
union util_color uc;
- unsigned offset = i915_texture_offset(tex, dst->u.tex.level, dst->u.tex.first_layer);
+ unsigned offset =
+ i915_texture_offset(tex, dst->u.tex.level, dst->u.tex.first_layer);
assert(util_format_get_blockwidth(pt->format) == 1);
assert(util_format_get_blockheight(pt->format) == 1);
util_pack_color(color->f, dst->format, &uc);
- i915_fill_blit( i915_context(pipe),
- util_format_get_blocksize(pt->format),
- XY_COLOR_BLT_WRITE_ALPHA | XY_COLOR_BLT_WRITE_RGB,
- (unsigned short) tex->stride,
- tex->buffer, offset,
- (short) dstx, (short) dsty,
- (short) width, (short) height,
- uc.ui[0] );
+ i915_fill_blit(i915_context(pipe), util_format_get_blocksize(pt->format),
+ XY_COLOR_BLT_WRITE_ALPHA | XY_COLOR_BLT_WRITE_RGB,
+ (unsigned short)tex->stride, tex->buffer, offset, (short)dstx,
+ (short)dsty, (short)width, (short)height, uc.ui[0]);
}
static void
i915_clear_depth_stencil_blitter(struct pipe_context *pipe,
- struct pipe_surface *dst,
- unsigned clear_flags,
- double depth,
- unsigned stencil,
- unsigned dstx, unsigned dsty,
- unsigned width, unsigned height,
+ struct pipe_surface *dst, unsigned clear_flags,
+ double depth, unsigned stencil, unsigned dstx,
+ unsigned dsty, unsigned width, unsigned height,
bool render_condition_enabled)
{
struct i915_texture *tex = i915_texture(dst->texture);
struct pipe_resource *pt = &tex->b;
unsigned packedds;
unsigned mask = 0;
- unsigned offset = i915_texture_offset(tex, dst->u.tex.level, dst->u.tex.first_layer);
+ unsigned offset =
+ i915_texture_offset(tex, dst->u.tex.level, dst->u.tex.first_layer);
assert(util_format_get_blockwidth(pt->format) == 1);
assert(util_format_get_blockheight(pt->format) == 1);
(dst->format != PIPE_FORMAT_Z24_UNORM_S8_UINT))
mask |= XY_COLOR_BLT_WRITE_ALPHA;
- i915_fill_blit( i915_context(pipe),
- util_format_get_blocksize(pt->format),
- mask,
- (unsigned short) tex->stride,
- tex->buffer, offset,
- (short) dstx, (short) dsty,
- (short) width, (short) height,
- packedds );
+ i915_fill_blit(i915_context(pipe), util_format_get_blocksize(pt->format),
+ mask, (unsigned short)tex->stride, tex->buffer, offset,
+ (short)dstx, (short)dsty, (short)width, (short)height,
+ packedds);
}
/*
* Screen surface functions
*/
-static void i915_set_color_surface_swizzle(struct i915_surface *surf)
+static void
+i915_set_color_surface_swizzle(struct i915_surface *surf)
{
enum pipe_format format = surf->templ.format;
uint8_t color_swizzle[4];
uint32_t oc_swizzle;
} fixup_formats[] = {
- { PIPE_FORMAT_R8G8B8A8_UNORM, {2, 1, 0, 3 }, 0x21030000 /* BGRA */},
- { PIPE_FORMAT_R8G8B8X8_UNORM, {2, 1, 0, 3 }, 0x21030000 /* BGRX */},
+ {PIPE_FORMAT_R8G8B8A8_UNORM, {2, 1, 0, 3}, 0x21030000 /* BGRA */},
+ {PIPE_FORMAT_R8G8B8X8_UNORM, {2, 1, 0, 3}, 0x21030000 /* BGRX */},
/* These are rendered to using COLORBUF_8BIT, where the G channel written
* by shader (and output by blending) is used.
*/
- { PIPE_FORMAT_L8_UNORM, {0, 0, 0, 0 }, 0x00030000 /* RRRA */},
- { PIPE_FORMAT_I8_UNORM, {0, 0, 0, 0 }, 0x00030000 /* RRRA */},
- { PIPE_FORMAT_A8_UNORM, {3, 3, 3, 3 }, 0x33330000 /* AAAA */},
+ {PIPE_FORMAT_L8_UNORM, {0, 0, 0, 0}, 0x00030000 /* RRRA */},
+ {PIPE_FORMAT_I8_UNORM, {0, 0, 0, 0}, 0x00030000 /* RRRA */},
+ {PIPE_FORMAT_A8_UNORM, {3, 3, 3, 3}, 0x33330000 /* AAAA */},
};
if (format == PIPE_FORMAT_A8_UNORM)
for (int i = 0; i < ARRAY_SIZE(fixup_formats); i++) {
if (fixup_formats[i].format == format) {
- memcpy(surf->color_swizzle, fixup_formats[i].color_swizzle, sizeof(surf->color_swizzle));
+ memcpy(surf->color_swizzle, fixup_formats[i].color_swizzle,
+ sizeof(surf->color_swizzle));
surf->oc_swizzle = fixup_formats[i].oc_swizzle;
return;
}
}
static struct pipe_surface *
-i915_create_surface_custom(struct pipe_context *ctx,
- struct pipe_resource *pt,
+i915_create_surface_custom(struct pipe_context *ctx, struct pipe_resource *pt,
const struct pipe_surface *surf_tmpl,
- unsigned width0,
- unsigned height0)
+ unsigned width0, unsigned height0)
{
struct i915_texture *tex = i915_texture(pt);
struct i915_surface *surf;
assert(surf_tmpl->u.tex.first_layer == surf_tmpl->u.tex.last_layer);
- if (pt->target != PIPE_TEXTURE_CUBE &&
- pt->target != PIPE_TEXTURE_3D)
+ if (pt->target != PIPE_TEXTURE_CUBE && pt->target != PIPE_TEXTURE_3D)
assert(surf_tmpl->u.tex.first_layer == 0);
surf = CALLOC_STRUCT(i915_surface);
}
static struct pipe_surface *
-i915_create_surface(struct pipe_context *ctx,
- struct pipe_resource *pt,
+i915_create_surface(struct pipe_context *ctx, struct pipe_resource *pt,
const struct pipe_surface *surf_tmpl)
{
- return i915_create_surface_custom(ctx, pt, surf_tmpl,
- pt->width0, pt->height0);
+ return i915_create_surface_custom(ctx, pt, surf_tmpl, pt->width0,
+ pt->height0);
}
static void
-i915_surface_destroy(struct pipe_context *ctx,
- struct pipe_surface *surf)
+i915_surface_destroy(struct pipe_context *ctx, struct pipe_surface *surf)
{
pipe_resource_reference(&surf->texture, NULL);
FREE(surf);
}
-
void
i915_init_surface_functions(struct i915_context *i915)
{
/**************************************************************************
- *
+ *
* Copyright 2008 VMware, Inc.
* All Rights Reserved.
- *
+ *
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* distribute, sub license, and/or sell copies of the Software, and to
* permit persons to whom the Software is furnished to do so, subject to
* the following conditions:
- *
+ *
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial portions
* of the Software.
- *
+ *
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
- *
+ *
**************************************************************************/
#ifndef I915_SURFACE_H
struct i915_context;
struct i915_screen;
-void i915_init_surface_functions( struct i915_context *i915 );
-
+void i915_init_surface_functions(struct i915_context *i915);
#endif /* I915_SCREEN_H */
struct pipe_fence_handle;
struct winsys_handle;
-enum i915_winsys_buffer_usage
-{
+enum i915_winsys_buffer_usage {
/* use on textures */
- I915_USAGE_RENDER = 0x01,
- I915_USAGE_SAMPLER = 0x02,
+ I915_USAGE_RENDER = 0x01,
+ I915_USAGE_SAMPLER = 0x02,
I915_USAGE_2D_TARGET = 0x04,
I915_USAGE_2D_SOURCE = 0x08,
/* use on vertex */
- I915_USAGE_VERTEX = 0x10
+ I915_USAGE_VERTEX = 0x10
};
-enum i915_winsys_buffer_type
-{
+enum i915_winsys_buffer_type {
I915_NEW_TEXTURE,
I915_NEW_SCANOUT, /**< a texture used for scanning out from */
I915_NEW_VERTEX
};
/* These need to be in sync with the definitions of libdrm-intel! */
-enum i915_winsys_buffer_tile
-{
- I915_TILE_NONE,
- I915_TILE_X,
- I915_TILE_Y
-};
+enum i915_winsys_buffer_tile { I915_TILE_NONE, I915_TILE_X, I915_TILE_Y };
-enum i915_winsys_flush_flags
-{
+enum i915_winsys_flush_flags {
I915_FLUSH_ASYNC = 0,
I915_FLUSH_END_OF_FRAME = 1
};
/**
* Create a new batchbuffer.
*/
- struct i915_winsys_batchbuffer *
- (*batchbuffer_create)(struct i915_winsys *iws);
+ struct i915_winsys_batchbuffer *(*batchbuffer_create)(
+ struct i915_winsys *iws);
/**
* Validate buffers for usage in this batchbuffer.
* @num_of_buffers size of the passed array
*/
boolean (*validate_buffers)(struct i915_winsys_batchbuffer *batch,
- struct i915_winsys_buffer **buffers,
- int num_of_buffers);
+ struct i915_winsys_buffer **buffers,
+ int num_of_buffers);
/**
* Emit a relocation to a buffer.
void (*batchbuffer_destroy)(struct i915_winsys_batchbuffer *batch);
/*@}*/
-
/**
* Buffer functions.
*/
/**
* Create a buffer.
*/
- struct i915_winsys_buffer *
- (*buffer_create)(struct i915_winsys *iws,
- unsigned size,
- enum i915_winsys_buffer_type type);
+ struct i915_winsys_buffer *(*buffer_create)(
+ struct i915_winsys *iws, unsigned size,
+ enum i915_winsys_buffer_type type);
/**
* Create a tiled buffer.
* be set to I915_TILE_NONE. The calculated stride (incorporateing hw/kernel
* requirements) is always returned in *stride.
*/
- struct i915_winsys_buffer *
- (*buffer_create_tiled)(struct i915_winsys *iws,
- unsigned *stride, unsigned height,
- enum i915_winsys_buffer_tile *tiling,
- enum i915_winsys_buffer_type type);
+ struct i915_winsys_buffer *(*buffer_create_tiled)(
+ struct i915_winsys *iws, unsigned *stride, unsigned height,
+ enum i915_winsys_buffer_tile *tiling, enum i915_winsys_buffer_type type);
/**
* Creates a buffer from a handle.
* Also provides the stride information needed for the
* texture via the stride argument.
*/
- struct i915_winsys_buffer *
- (*buffer_from_handle)(struct i915_winsys *iws,
- struct winsys_handle *whandle,
- unsigned height,
- enum i915_winsys_buffer_tile *tiling,
- unsigned *stride);
+ struct i915_winsys_buffer *(*buffer_from_handle)(
+ struct i915_winsys *iws, struct winsys_handle *whandle, unsigned height,
+ enum i915_winsys_buffer_tile *tiling, unsigned *stride);
/**
* Used to implement pipe_screen::resource_get_handle.
*/
boolean (*buffer_get_handle)(struct i915_winsys *iws,
struct i915_winsys_buffer *buffer,
- struct winsys_handle *whandle,
- unsigned stride);
+ struct winsys_handle *whandle, unsigned stride);
/**
* Map a buffer.
*/
void *(*buffer_map)(struct i915_winsys *iws,
- struct i915_winsys_buffer *buffer,
- boolean write);
+ struct i915_winsys_buffer *buffer, boolean write);
/**
* Unmap a buffer.
*
* Arguments follows pipe_buffer_write.
*/
- int (*buffer_write)(struct i915_winsys *iws,
- struct i915_winsys_buffer *dst,
- size_t offset,
- size_t size,
- const void *data);
+ int (*buffer_write)(struct i915_winsys *iws, struct i915_winsys_buffer *dst,
+ size_t offset, size_t size, const void *data);
void (*buffer_destroy)(struct i915_winsys *iws,
struct i915_winsys_buffer *buffer);
struct i915_winsys_buffer *buffer);
/*@}*/
-
/**
* Fence functions.
*/
*/
int (*aperture_size)(struct i915_winsys *iws);
-
/**
* Destroy the winsys.
*/
projects / platform / upstream / mesa.git / commitdiff