soc: mediatek: mmsys: add mmsys for support 64 reset bits

Add mmsys for support 64 reset bits. It is a preparation for MT8195
vdosys1 HW reset. MT8195 vdosys1 has more than 32 reset bits.

1. Add the number of reset bits in mmsys private data
2. move the whole "reset register code section" behind the
"get mmsys->data" code section for getting the num_resets in mmsys->data.

Signed-off-by: Nancy.Lin <nancy.lin@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: CK Hu <ck.hu@mediatek.com>
Tested-by: Bo-Chen Chen <rex-bc.chen@mediatek.com>
Reviewed-by: Nícolas F. R. A. Prado <nfraprado@collabora.com>
Link: https://lore.kernel.org/r/20230113104434.28023-9-nancy.lin@mediatek.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>

diff --git a/drivers/soc/mediatek/mtk-mmsys.c b/drivers/soc/mediatek/mtk-mmsys.c
index a0a584f..32b17c5 100644 (file)
--- a/drivers/soc/mediatek/mtk-mmsys.c
+++ b/drivers/soc/mediatek/mtk-mmsys.c
@@ -22,6 +22,8 @@
 #include "mt8195-mmsys.h"
 #include "mt8365-mmsys.h"
 
+#define MMSYS_SW_RESET_PER_REG 32
+
 static const struct mtk_mmsys_driver_data mt2701_mmsys_driver_data = {
        .clk_driver = "clk-mt2701-mm",
        .routes = mmsys_default_routing_table,
@@ -53,6 +55,7 @@ static const struct mtk_mmsys_driver_data mt8173_mmsys_driver_data = {
        .routes = mmsys_default_routing_table,
        .num_routes = ARRAY_SIZE(mmsys_default_routing_table),
        .sw0_rst_offset = MT8183_MMSYS_SW0_RST_B,
+       .num_resets = 32,
 };
 
 static const struct mtk_mmsys_driver_data mt8183_mmsys_driver_data = {
@@ -60,6 +63,7 @@ static const struct mtk_mmsys_driver_data mt8183_mmsys_driver_data = {
        .routes = mmsys_mt8183_routing_table,
        .num_routes = ARRAY_SIZE(mmsys_mt8183_routing_table),
        .sw0_rst_offset = MT8183_MMSYS_SW0_RST_B,
+       .num_resets = 32,
 };
 
 static const struct mtk_mmsys_driver_data mt8186_mmsys_driver_data = {
@@ -67,6 +71,7 @@ static const struct mtk_mmsys_driver_data mt8186_mmsys_driver_data = {
        .routes = mmsys_mt8186_routing_table,
        .num_routes = ARRAY_SIZE(mmsys_mt8186_routing_table),
        .sw0_rst_offset = MT8186_MMSYS_SW0_RST_B,
+       .num_resets = 32,
 };
 
 static const struct mtk_mmsys_driver_data mt8188_vdosys0_driver_data = {
@@ -80,6 +85,7 @@ static const struct mtk_mmsys_driver_data mt8192_mmsys_driver_data = {
        .routes = mmsys_mt8192_routing_table,
        .num_routes = ARRAY_SIZE(mmsys_mt8192_routing_table),
        .sw0_rst_offset = MT8186_MMSYS_SW0_RST_B,
+       .num_resets = 32,
 };
 
 static const struct mtk_mmsys_driver_data mt8195_vdosys0_driver_data = {
@@ -229,13 +235,19 @@ static int mtk_mmsys_reset_update(struct reset_controller_dev *rcdev, unsigned l
 {
        struct mtk_mmsys *mmsys = container_of(rcdev, struct mtk_mmsys, rcdev);
        unsigned long flags;
+       u32 offset;
+       u32 reg;
+
+       offset = (id / MMSYS_SW_RESET_PER_REG) * sizeof(u32);
+       id = id % MMSYS_SW_RESET_PER_REG;
+       reg = mmsys->data->sw0_rst_offset + offset;
 
        spin_lock_irqsave(&mmsys->lock, flags);
 
        if (assert)
-               mtk_mmsys_update_bits(mmsys, mmsys->data->sw0_rst_offset, BIT(id), 0, NULL);
+               mtk_mmsys_update_bits(mmsys, reg, BIT(id), 0, NULL);
        else
-               mtk_mmsys_update_bits(mmsys, mmsys->data->sw0_rst_offset, BIT(id), BIT(id), NULL);
+               mtk_mmsys_update_bits(mmsys, reg, BIT(id), BIT(id), NULL);
 
        spin_unlock_irqrestore(&mmsys->lock, flags);
 
@@ -290,20 +302,22 @@ static int mtk_mmsys_probe(struct platform_device *pdev)
                return ret;
        }
 
-       spin_lock_init(&mmsys->lock);
+       mmsys->data = of_device_get_match_data(&pdev->dev);
 
-       mmsys->rcdev.owner = THIS_MODULE;
-       mmsys->rcdev.nr_resets = 32;
-       mmsys->rcdev.ops = &mtk_mmsys_reset_ops;
-       mmsys->rcdev.of_node = pdev->dev.of_node;
-       ret = devm_reset_controller_register(&pdev->dev, &mmsys->rcdev);
-       if (ret) {
-               dev_err(&pdev->dev, "Couldn't register mmsys reset controller: %d\n", ret);
-               return ret;
+       if (mmsys->data->num_resets > 0) {
+               spin_lock_init(&mmsys->lock);
+
+               mmsys->rcdev.owner = THIS_MODULE;
+               mmsys->rcdev.nr_resets = mmsys->data->num_resets;
+               mmsys->rcdev.ops = &mtk_mmsys_reset_ops;
+               mmsys->rcdev.of_node = pdev->dev.of_node;
+               ret = devm_reset_controller_register(&pdev->dev, &mmsys->rcdev);
+               if (ret) {
+                       dev_err(&pdev->dev, "Couldn't register mmsys reset controller: %d\n", ret);
+                       return ret;
+               }
        }
 
-       mmsys->data = of_device_get_match_data(&pdev->dev);
-
 #if IS_REACHABLE(CONFIG_MTK_CMDQ)
        ret = cmdq_dev_get_client_reg(dev, &mmsys->cmdq_base, 0);
        if (ret)

diff --git a/drivers/soc/mediatek/mtk-mmsys.h b/drivers/soc/mediatek/mtk-mmsys.h
index 77f37f8..e199947 100644 (file)
--- a/drivers/soc/mediatek/mtk-mmsys.h
+++ b/drivers/soc/mediatek/mtk-mmsys.h
@@ -91,6 +91,7 @@ struct mtk_mmsys_driver_data {
        const struct mtk_mmsys_routes *routes;
        const unsigned int num_routes;
        const u16 sw0_rst_offset;
+       const u32 num_resets;
 };
 
 /*