I != E; ++I) {
dbgs() << " ";
switch (I->getKind()) {
- case SDep::Data: dbgs() << "val "; break;
- case SDep::Anti: dbgs() << "anti"; break;
- case SDep::Output: dbgs() << "out "; break;
- case SDep::Order: dbgs() << "ch "; break;
+ case SDep::Data: dbgs() << "data "; break;
+ case SDep::Anti: dbgs() << "anti "; break;
+ case SDep::Output: dbgs() << "out "; break;
+ case SDep::Order: dbgs() << "ord "; break;
}
dbgs() << "SU(" << I->getSUnit()->NodeNum << ")";
if (I->isArtificial())
I != E; ++I) {
dbgs() << " ";
switch (I->getKind()) {
- case SDep::Data: dbgs() << "val "; break;
- case SDep::Anti: dbgs() << "anti"; break;
- case SDep::Output: dbgs() << "out "; break;
- case SDep::Order: dbgs() << "ch "; break;
+ case SDep::Data: dbgs() << "data "; break;
+ case SDep::Anti: dbgs() << "anti "; break;
+ case SDep::Output: dbgs() << "out "; break;
+ case SDep::Order: dbgs() << "ord "; break;
}
dbgs() << "SU(" << I->getSUnit()->NodeNum << ")";
if (I->isArtificial())
; CHECK: SU(2): STRWui %WZR
; CHECK: SU(3): %X21<def>, %X20<def> = LDPXi %SP
; CHECK: Predecessors:
-; CHECK-NEXT: out SU(0)
-; CHECK-NEXT: out SU(0)
-; CHECK-NEXT: ch SU(0)
+; CHECK-NEXT: out SU(0)
+; CHECK-NEXT: out SU(0)
+; CHECK-NEXT: ord SU(0)
; CHECK-NEXT: Successors:
define void @test1() {
entry:
; CHECK: shiftable
; CHECK: SU(2): %vreg2<def> = SUBXri %vreg1, 20, 0
; CHECK: Successors:
-; CHECK-NEXT: val SU(4): Latency=1 Reg=%vreg2
-; CHECK-NEXT: val SU(3): Latency=2 Reg=%vreg2
+; CHECK-NEXT: data SU(4): Latency=1 Reg=%vreg2
+; CHECK-NEXT: data SU(3): Latency=2 Reg=%vreg2
; CHECK: ********** INTERVALS **********
define i64 @shiftable(i64 %A, i64 %B) {
%tmp0 = sub i64 %B, 20
; CHECK: misched_bug:BB#0 entry
; CHECK: SU(2): %vreg2<def> = LDRWui %vreg0, 1; mem:LD4[%ptr1_plus1] GPR32:%vreg2 GPR64common:%vreg0
; CHECK: Successors:
-; CHECK-NEXT: val SU(5): Latency=4 Reg=%vreg2
-; CHECK-NEXT: ch SU(4): Latency=0
+; CHECK-NEXT: data SU(5): Latency=4 Reg=%vreg2
+; CHECK-NEXT: ord SU(4): Latency=0
; CHECK: SU(3): STRWui %WZR, %vreg0, 0; mem:ST4[%ptr1] GPR64common:%vreg0
; CHECK: Successors:
-; CHECK: ch SU(4): Latency=0
+; CHECK: ord SU(4): Latency=0
; CHECK: SU(4): STRWui %WZR, %vreg1, 0; mem:ST4[%ptr2] GPR64common:%vreg1
; CHECK: SU(5): %W0<def> = COPY %vreg2; GPR32:%vreg2
; CHECK: ** ScheduleDAGMI::schedule picking next node
; CHECK: SU({{.*}}): [[VRB]]<def> = LDRXui <fi#-2>
; CHECK-NOT: SU
; CHECK: Successors:
-; CHECK: ch SU([[DEPSTOREB:.*]]): Latency=0
-; CHECK: ch SU([[DEPSTOREA:.*]]): Latency=0
+; CHECK: ord SU([[DEPSTOREB:.*]]): Latency=0
+; CHECK: ord SU([[DEPSTOREA:.*]]): Latency=0
; CHECK: SU([[DEPSTOREA]]): STRXui %vreg{{.*}}, <fi#-4>
; CHECK: SU([[DEPSTOREB]]): STRXui %vreg{{.*}}, <fi#-3>
; CHECK: ** List Scheduling
; CHECK: SU(2){{.*}}STR{{.*}}Volatile
-; CHECK-NOT: ch SU
-; CHECK: ch SU(3): Latency=1
-; CHECK-NOT: ch SU
+; CHECK-NOT: ord SU
+; CHECK: ord SU(3): Latency=1
+; CHECK-NOT: ord SU
; CHECK: SU(3){{.*}}LDR{{.*}}Volatile
-; CHECK-NOT: ch SU
-; CHECK: ch SU(2): Latency=1
-; CHECK-NOT: ch SU
+; CHECK-NOT: ord SU
+; CHECK: ord SU(2): Latency=1
+; CHECK-NOT: ord SU
; CHECK: Successors:
; CHECK: ** List Scheduling
; CHECK: SU(2){{.*}}STR{{.*}}
-; CHECK-NOT: ch SU
-; CHECK: ch SU(3): Latency=1
-; CHECK-NOT: ch SU
+; CHECK-NOT: ord SU
+; CHECK: ord SU(3): Latency=1
+; CHECK-NOT: ord SU
; CHECK: SU(3){{.*}}LDR{{.*}}
-; CHECK-NOT: ch SU
-; CHECK: ch SU(2): Latency=1
-; CHECK-NOT: ch SU
+; CHECK-NOT: ord SU
+; CHECK: ord SU(2): Latency=1
+; CHECK-NOT: ord SU
; CHECK: Successors:
define i32 @f1(i32* nocapture %p1, i32* nocapture %p2) nounwind {
entry: