projects
/
platform
/
adaptation
/
samsung_exynos
/
libtbm-exynos.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
062d4d0
)
cast bo_data->pBase with uintptr_t instead of uint32_t
03/259303/2
author
SooChan Lim
<sc1.lim@samsung.com>
Fri, 4 Jun 2021 05:50:19 +0000
(14:50 +0900)
committer
SooChan Lim
<sc1.lim@samsung.com>
Fri, 4 Jun 2021 06:04:54 +0000
(06:04 +0000)
It will fix the build-break at aarch64 environment.
Change-Id: Iddda21fc9ff72bfffb36699e7beb7f509e8826d9
src/libhal-backend-tbm-exynos/tbm_backend_exynos.c
patch
|
blob
|
history
diff --git
a/src/libhal-backend-tbm-exynos/tbm_backend_exynos.c
b/src/libhal-backend-tbm-exynos/tbm_backend_exynos.c
index
cdca252
..
26915fc
100644
(file)
--- a/
src/libhal-backend-tbm-exynos/tbm_backend_exynos.c
+++ b/
src/libhal-backend-tbm-exynos/tbm_backend_exynos.c
@@
-335,7
+335,7
@@
_exynos_cache_flush(tbm_exynos_bufmgr *bufmgr_data, tbm_exynos_bo *bo_data, int
/* if bo_data is null, do cache_flush_all */
if (bo_data) {
cache_op.flags = 0;
- cache_op.usr_addr = (uint64_t)((uint
32
_t)bo_data->pBase);
+ cache_op.usr_addr = (uint64_t)((uint
ptr
_t)bo_data->pBase);
cache_op.size = bo_data->size;
} else {
flags = TBM_EXYNOS_CACHE_FLUSH_ALL;