projects
/
platform
/
kernel
/
linux-starfive.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
b7e2046
)
ARM: dts: bcmbca: bcm6846: fix interrupt controller node
author
William Zhang
<william.zhang@broadcom.com>
Mon, 1 Aug 2022 19:46:47 +0000
(12:46 -0700)
committer
Florian Fainelli
<f.fainelli@gmail.com>
Mon, 15 Aug 2022 16:35:55 +0000
(09:35 -0700)
Add the missing gic registers and interrupts property to the gic node.
Fixes:
de1a99ac0b64
("ARM: dts: Add DTS files for bcmbca SoC BCM6846")
Signed-off-by: William Zhang <william.zhang@broadcom.com>
Link:
https://lore.kernel.org/r/20220801194647.29437-3-william.zhang@broadcom.com
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
arch/arm/boot/dts/bcm6846.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/bcm6846.dtsi
b/arch/arm/boot/dts/bcm6846.dtsi
index
9876ceb
..
8aa47a2
100644
(file)
--- a/
arch/arm/boot/dts/bcm6846.dtsi
+++ b/
arch/arm/boot/dts/bcm6846.dtsi
@@
-71,15
+71,17
@@
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
- ranges = <0 0x81000000 0x
4
000>;
+ ranges = <0 0x81000000 0x
8
000>;
gic: interrupt-controller@1000 {
compatible = "arm,cortex-a7-gic";
#interrupt-cells = <3>;
- #address-cells = <0>;
interrupt-controller;
+ interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
reg = <0x1000 0x1000>,
- <0x2000 0x2000>;
+ <0x2000 0x2000>,
+ <0x4000 0x2000>,
+ <0x6000 0x2000>;
};
};