net/mlx4_core: Fix misleading debug print on CQE stride support
authorOr Gerlitz <ogerlitz@mellanox.com>
Tue, 3 Feb 2015 15:57:17 +0000 (17:57 +0200)
committerDavid S. Miller <davem@davemloft.net>
Thu, 5 Feb 2015 00:17:45 +0000 (16:17 -0800)
We do support cache line sizes of 32 and 64 bytes without activating the
CQE stride feature. Fix a misleading print saying that these cache line
sizes aren't supported.

Signed-off-by: Or Gerlitz <ogerlitz@mellanox.com>
Signed-off-by: Amir Vadai <amirv@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlx4/main.c

index f3245fe..7e48722 100644 (file)
@@ -251,7 +251,8 @@ static void mlx4_enable_cqe_eqe_stride(struct mlx4_dev *dev)
                if (mlx4_is_master(dev))
                        dev_cap->function_caps |= MLX4_FUNC_CAP_EQE_CQE_STRIDE;
        } else {
-               mlx4_dbg(dev, "Disabling CQE stride cacheLine unsupported\n");
+               if (cache_line_size() != 32  && cache_line_size() != 64)
+                       mlx4_dbg(dev, "Disabling CQE stride, cacheLine size unsupported\n");
                dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_CQE_STRIDE;
                dev_cap->flags2 &= ~MLX4_DEV_CAP_FLAG2_EQE_STRIDE;
        }