ntb: fix SKX NTB config space size register offsets
authorDave Jiang <dave.jiang@intel.com>
Tue, 13 Dec 2016 16:03:13 +0000 (09:03 -0700)
committerJon Mason <jdmason@kudzu.us>
Fri, 23 Dec 2016 21:10:54 +0000 (16:10 -0500)
The offsets for the SZ registers are wrong. Updated.

Signed-off-by: Dave Jiang <dave.jiang@intel.com>
Reported-by: Sandeep Mann <sandeep@purestorage.com>
Tested-by: Zachary Ross <zacharyx.ross@intel.com>
Signed-off-by: Jon Mason <jdmason@kudzu.us>
drivers/ntb/hw/intel/ntb_hw_intel.h

index 6e8c182..f2cf8a7 100644 (file)
 #define XEON_SPAD_COUNT                        16
 
 /* Intel Skylake Xeon hardware */
-#define SKX_IMBAR1SZ_OFFSET            0x00d1
-#define SKX_IMBAR2SZ_OFFSET            0x00d5
-#define SKX_EMBAR1SZ_OFFSET            0x00d3
-#define SKX_EMBAR2SZ_OFFSET            0x00d6
+#define SKX_IMBAR1SZ_OFFSET            0x00d0
+#define SKX_IMBAR2SZ_OFFSET            0x00d1
+#define SKX_EMBAR1SZ_OFFSET            0x00d2
+#define SKX_EMBAR2SZ_OFFSET            0x00d3
 #define SKX_DEVCTRL_OFFSET             0x0098
 #define SKX_DEVSTS_OFFSET              0x009a
 #define SKX_UNCERRSTS_OFFSET           0x014c