spi: cadence-quadspi: Add OSPI support for Xilinx Versal SoC

Add OSPI support for Xilinx Versal SoCs.
Disable the Direct Access Controller for Xilinx Versal OSPI.
On Xilinx Versal platform, AXI interface need to be selected as Linear
mode (driven from interconnect rather than external DMA) to use
Software triggered 'indirect' mode of operation. This will be achieved
by calling Xilinx firmware API.

Signed-off-by: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com>
Link: https://lore.kernel.org/r/1632478031-12242-4-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com
Signed-off-by: Mark Brown <broonie@kernel.org>

diff --git a/drivers/spi/spi-cadence-quadspi.c b/drivers/spi/spi-cadence-quadspi.c
index 101cc71..32cba78 100644 (file)
--- a/drivers/spi/spi-cadence-quadspi.c
+++ b/drivers/spi/spi-cadence-quadspi.c
@@ -13,6 +13,7 @@
 #include <linux/dmaengine.h>
 #include <linux/err.h>
 #include <linux/errno.h>
+#include <linux/firmware/xlnx-zynqmp.h>
 #include <linux/interrupt.h>
 #include <linux/io.h>
 #include <linux/iopoll.h>
@@ -82,6 +83,7 @@ struct cqspi_st {
        u32                     wr_delay;
        bool                    use_direct_mode;
        struct cqspi_flash_pdata f_pdata[CQSPI_MAX_CHIPSELECT];
+       u32                     pd_dev_id;
 };
 
 struct cqspi_driver_platdata {
@@ -1299,6 +1301,7 @@ static int cqspi_of_get_pdata(struct cqspi_st *cqspi)
 {
        struct device *dev = &cqspi->pdev->dev;
        struct device_node *np = dev->of_node;
+       u32 id[2];
 
        cqspi->is_decoded_cs = of_property_read_bool(np, "cdns,is-decoded-cs");
 
@@ -1323,6 +1326,10 @@ static int cqspi_of_get_pdata(struct cqspi_st *cqspi)
 
        cqspi->rclk_en = of_property_read_bool(np, "cdns,rclk-en");
 
+       if (!of_property_read_u32_array(np, "power-domains", id,
+                                       ARRAY_SIZE(id)))
+               cqspi->pd_dev_id = id[1];
+
        return 0;
 }
 
@@ -1548,6 +1555,15 @@ static int cqspi_probe(struct platform_device *pdev)
                        master->mode_bits |= SPI_RX_OCTAL | SPI_TX_OCTAL;
                if (!(ddata->quirks & CQSPI_DISABLE_DAC_MODE))
                        cqspi->use_direct_mode = true;
+               if (of_device_is_compatible(pdev->dev.of_node,
+                                           "xlnx,versal-ospi-1.0")) {
+                       ret = zynqmp_pm_ospi_mux_select(cqspi->pd_dev_id,
+                                                       PM_OSPI_MUX_SEL_LINEAR);
+                       if (ret) {
+                               dev_err(dev, "failed to select OSPI Mux.\n");
+                               goto probe_reset_failed;
+                       }
+               }
        }
 
        ret = devm_request_irq(dev, irq, cqspi_irq_handler, 0,
@@ -1656,6 +1672,11 @@ static const struct cqspi_driver_platdata intel_lgm_qspi = {
        .quirks = CQSPI_DISABLE_DAC_MODE,
 };
 
+static const struct cqspi_driver_platdata versal_ospi = {
+       .hwcaps_mask = CQSPI_SUPPORTS_OCTAL,
+       .quirks = CQSPI_DISABLE_DAC_MODE,
+};
+
 static const struct of_device_id cqspi_dt_ids[] = {
        {
                .compatible = "cdns,qspi-nor",
@@ -1673,6 +1694,10 @@ static const struct of_device_id cqspi_dt_ids[] = {
                .compatible = "intel,lgm-qspi",
                .data = &intel_lgm_qspi,
        },
+       {
+               .compatible = "xlnx,versal-ospi-1.0",
+               .data = (void *)&versal_ospi,
+       },
        { /* end of table */ }
 };